









CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

ZHCSJS2N - NOVEMBER 1997 - REVISED APRIL 2024

CDx4HC405x、CD4HCT405x 高速 CMOS 逻辑模拟 多路复用器和多路信号分离器

1 特性

- 符合汽车应用要求
- 宽模拟输入电压范围:±5V(最大值)
- 低导通电阻:
 - 70Ω (典型值) (V_{CC} V_{EE} = 4.5V)
 - 40Ω (典型值) (V_{CC} V_{EE} = 9V)
- 低开关间串扰
- 快速开关和传播速度
- 先断后合开关
- 宽工作温度范围:
 - 40°C 至 +125°C
- 工作控制电压: 4.5V 至 5.5V
- 开关电压: 0V 至 10V
- 直接 LSTTL 输入逻辑兼容性
- V_{IL} = 0.8V(最大值), V_{IH} = 2V(最小值)
- CMOS 输入兼容性 在 V_{OL}、V_{OH} 下 I_I ≤ 1µA

2 应用

- 数字射频
- 信号门控
- 工厂自动化
- 电视
- 电器
- 可编程逻辑电路
- 传感器

3 说明

CDx4HC405x 和 CDx4HCT405x 器件是数字控制的模 拟开关,它使用硅栅 CMOS 技术并借助标准 CMOS 集成电路的低功耗特性来实现与 LSTTL 接近的运行速 度。


该模拟多路复用器和多路信号分离器可控制模拟电压, 该电压可能会在整个电源电压范围内变化 (例如, Vcc 变为 VEE)。它是双向开关,可将任何模拟输入用作输 出,反之亦然。该开关具有低导通电阻和低关断泄漏。 此外,该器件还具有使能控制,当处于高电平时将禁用 所有开关,将其置于关断状态。

器件信息

器件型号	T _A	封装⁽¹⁾	封装尺寸 ⁽²⁾
CD54HCx405x		J (CDIP、16)	19.56mm × 6.92mm
		N (PDIP , 16)	19.30mm × 6.35mm
CD74HCx405x	-55°C 至 125°C	D (SOIC , 16)	9.9mm × 3.9mm
CD7411CX403X		NS (SOP , 16)	10.3mm × 5.3mm
		PW (TSSOP, 16)	5mm × 4.4mm

- (1) 有关更多信息,请参阅节 11。
- (2) 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。





HCT4051 的功能方框图



Table of Contents

1 特性 1	7.2 Functional Block Diagrams	24
7 应用	7.3 Feature Description	
3 说明	7.4 Device Functional Modes	<mark>26</mark>
4 Pin Configuration and Functions4	8 Application and Implementation	27
5 Specifications7	8.1 Application Information	
5.1 Absolute Maximum Ratings7	8.2 Typical Application	27
5.2 ESD Ratings7	8.3 Power Supply Recommendations	28
5.3 Thermal Information8	8.4 Layout	29
5.4 Recommended Operating Conditions8	9 Device and Documentation Support	30
5.5 Electrical Characteristics: HC Devices9	9.1 Documentation Support	30
5.6 Electrical Characteristics: HCT Devices	9.2 接收文档更新通知	30
5.7 Switching Characteristics, VCC = 5V14	9.3 支持资源	30
5.8 Switching Characteristics, CL = 50pF15	9.4 Trademarks	30
5.9 Analog Channel Specifications	9.5 静电放电警告	30
5.10 Typical Characteristics20	9.6 术语表	
6 Parameter Measurement Information21	10 Revision History	
7 Detailed Description24	11 Mechanical, Packaging, and Orderable	
7.1 Overview24	Information	31



4 Pin Configuration and Functions




图 4-1. CDx4HCx4051 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP (Top View)

表 4-1. Pin Functions for CDxHCx4051B

PIN		TYPE ⁽¹⁾	DESCRIPTION			
NAME	NO.	ITPE	DESCRIPTION			
CH A4 IN/OUT	1	I/O	Channel 4 in/out			
CH A6 IN/OUT	2	I/O	Channel 6 in/out			
COM OUT/IN	3	I/O	Common out/in			
CH A7 IN/OUT	4	I/O	Channel 7 in/out			
CH A5 IN/OUT	5	I/O	Channel 5 in/out			
!E	6	I	ble Channels (Active Low)			
V _{EE}	7	_	egative power input			
GND	8	_	Ground			
S2	9	I	Channel select 2			
S1	10	I	Channel select 1			
S0	11	I	Channel select 0			
CH A3 IN/OUT	12	I/O	Channel 3 in/out			
CH A0 IN/OUT	13	I/O	Channel 0 in/out			
CH A1 IN/OUT	14	I/O	Channel 1 in/out			
CH A2 IN/OUT	15	I/O	Channel 2 in/out			
V _{CC}	16	_	Positive power input			

⁽¹⁾ I = input, O = output




图 4-2. CDx4HCx4052 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP (Top View)

表 4-2. Pin Functions for CDx4HCx4052B

PIN		TYPE(1)	DESCRIPTION
NAME	NO.	1 TPE("	DESCRIPTION
CH B0 IN/OUT	1	I/O	Channel B0 in/out
CH B2 IN/OUT	2	I/O	Channel B2 in/out
COM B OUT/IN	3	I/O	B common out/in
CH B3 IN/OUT	4	I/O	Channel B3 in/out
CH B1 IN/OUT	5	I/O	Channel B1 in/out
!E	6	I	Enable channels (Active Low)
V _{EE}	7	_	Negative power input
GND	8	_	Ground
S1	9	I	Channel select 1
S0	10	I	Channel select 0
CH A3 IN/OUT	11	I/O	Channel A3 in/out
CH A0 IN/OUT	12	I/O	Channel A0 in/out
COM A IN/OUT	13	I/O	A common out/in
CH A1 IN/OUT	14	I/O	Channel A1 in/out
CH A2 IN/OUT	15	I/O	Channel A2 in/out
V _{CC}	16	_	Positive power input

⁽¹⁾ I = input, O = output






图 4-3. CDx4HCx4053 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP (Top View)

表 4-3. Pin Functions CDx4HCx4053B

PIN		TYPE(1)	DESCRIPTION					
NAME	NO.	ITPE	DESCRIPTION					
B1IN/OUT	1	I/O	B channel Y in/out					
B0 IN/OUT	2	I/O	B channel X in/out					
C1 IN/OUT	3	I/O	C channel Y in/out					
COM C OUT/IN	4	I/O	C common out/in					
C0 IN/OUT	5	I/O	C channel X in/out					
!E	6	I	Enable channels (Active Low)					
V _{EE}	7	_	Negative power input					
GND	8	_	Ground					
S2	9	I	Channel select 2					
S1	10	I	Channel select 1					
S0	11	I	Channel select 0					
A0 IN/OUT	12	I/O	A channel X in/out					
A1 IN/OUT	13	I/O	A channel Y in/out					
COM A OUT/IN	14	I/O	A common out/in					
COM B OUT/IN	15	I/O	B common out/in					
V _{CC}	16	_	Positive power input					

⁽¹⁾ I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	1 5 (·	MIN	MAX	UNIT
V _{CC} - V _{EE}			-0.5	10.5	V
V _{CC}	DC Supply voltage		- 0.5	7	V
V _{EE}			0.5	-7	V
I _{IK}	DC input diode current	$V_{I} < -0.5V \text{ or } V_{I} > V_{CC} + 0.5V$	- 20	20	mA
1	DC switch diode current	$V_{I} < V_{EE} - 0.5V \text{ or } V_{I} > V_{CC} + 0.5V$	- 20	20	mA
I _{OK}	DC switch current ⁽²⁾	$V_{I} < V_{EE} - 0.5V \text{ or } V_{I} > V_{CC} + 0.5V$	-25	25	mA
I _{CC}	DC V _{CC} or ground current		- 50	50	mA
I _{EE}	DC V _{EE} current		- 20		mA
V _{SEL} or V _{EN}	Logic control input pin voltage (E	N, Ax, SELx)	- 0.5	30	V
T _{JMAX}	Maximum junction temperature			150	°C
T _{LMAX}	Maximum lead temperature Soldering 10 s			300	°C
T _{stg}	Storage temperature		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±500	V
V _(ESD)	Electrostatic discrarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±200	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltages are with respect to ground, unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.3 Thermal Information

			CD74HC4051					
	THERMAL METRIC ⁽¹⁾	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT			
		16 PINS	16 PINS	16 PINS				
R ₀ JA	Junction-to-ambient thermal resistance	77.3	99.3	116.5	°C/W			
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	56.2	59.6	51.9	°C/W			
R ₀ JB	Junction-to-board thermal resistance	52.6	65.7	73.9	°C/W			
ΨЈТ	Junction-to-top characterization parameter	33.7	21.5	4.7	°C/W			
ΨЈВ	Junction-to-board characterization parameter	52.1	65.1	73.2	°C/W			

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM MAX	UNIT
V	Supply voltage range (T _A = full package temperature	CD54 and 74HC types	2	6	V
V _{CC}	range) ⁽²⁾	CD54 and 74HCT types	4.5	5.5	
V _{CC} - V _{EE}	Supply voltage range (T _A = full package temperature range)	CD54 and 74HC types, CD54 and 74HCT types	2	10	V
V _{EE}	Supply voltage range (T _A = full package temperature range) ⁽³⁾	CD54 and 74HC types, CD54 and 74HCT types	0	- 6	V
VI	DC input control voltage	,	0	V _{CC}	V
V _{IS}	Analog switch I/O voltage		V _{EE}	V _{CC}	V
T _A	Ambient temperature		- 55	125	°C
		2V	0	1000	
t _r , t _f	Input rise and fall times	4.5V	0	500	ns
		6V	0	400	

⁽¹⁾ For maximum reliability, nominal operating conditions must be selected so that operation is always within the ranges specified in the Recommended Operating Conditions table.

⁽²⁾ All voltages referenced to GND unless otherwise specified.

In certain applications, the external load resistor current may include both V_{CC} and signal line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from r_{ON} values shown in *Electrical Characteristics HC* and *Electrical Characteristics HCT* tables). No V_{CC} current will flow through R_L if the switch current flows into terminal 3 on the HC and HCT40511; terminals 3 and 13 on the HC and HCT4052; terminals 4, 14, and 15 on the HC and HCT4053.



5.5 Electrical Characteristics: HC Devices

Over operating free-air temperature range, V_{SUPPLY} = ±5V, and R_L = 100 Ω , (unless otherwise noted)

PARAMETER	TEST CONDITIONS				MIN	TYP M	ΑX	UNIT		
CD74HC405x										
	Vı	ıs (V)	V _I (V)	V _{EE} (V)	V _{CC} (V)	T _A				
				-		25°C	1.5			
					2	- 40°C to +85°C	1.5			
						- 55°C to +125°C	1.5			
						25°C	3.15			
Input High Voltage, V _{IH} , Min					4.5	- 40°C to +85°C	3.15			٧
						- 55°C to +125°C	3.15			
						25°C	4.2			
					6	- 40°C to +85°C	4.2			
						- 55°C to +125°C	4.2			
						25°C		(0.5	
					2	- 40°C to +85°C			0.5	
						- 55°C to +125°C			0.5	
						25°C		1.	.35	
Input Low Voltage, V _{IL} , Max					4.5	- 40°C to +85°C		1.	.35	٧
						- 55°C to +125°C		1.	.35	
						25°C			1.8	
				- 40°C to - 45°C			1.8			
						- 55°C to +125°C			1.8	



5.5 Electrical Characteristics: HC Devices (续)

Over operating free-air temperature range, V_{SUPPLY} = ±5V, and R_L = 100 Ω , (unless otherwise noted)

PARAMETER		TEST CONDITIONS					MIN TYP	MAX	UNIT
						25°C	70	160	
				0	4.5	- 40°C to +85°C		200	
						- 55°C to +125°C		240	
						25°C	60	140	
		V _{CC} or V _{EE}		0	6	- 40°C to +85°C		175	Ω
						- 55°C to +125°C		210	
						25°C	40	120	
			– V _{IL} or V _{IH}	-4.5	4.5	- 40°C to +85°C		150	
ron	I _O = 1mA			r.V		- 55°C to +125°C		180	
ON resistance) - IIIIA				25°C	90	180	
				0	4.5	- 40°C to +85°C		225	
						- 55°C to +125°C		270	
						25°C	80	160	
		V _{CC} to V _{EE}		0	6	- 40°C to +85°C		200	Ω
						- 55°C to +125°C		240	
						25°C	45	130	
				-4.5	4.5	- 40°C to +85°C		162	
						- 55°C to +125°C		195	
△ r _{ON}				0	4.5	25°C	10		
Maximum ON resistance				0	6	25°C	8.5		Ω
between any two channels				-4.5	4.5	25°C	5		



5.5 Electrical Characteristics: HC Devices (续)

Over operating free-air temperature range, V_{SUPPLY} = ±5V, and R_L = 100 Ω , (unless otherwise noted)

PARAMETER				CONDITIO			MIN TYP MAX	UNIT
						25°C	±0.1	
	1 and 2 channels			0	6	- 55°C to 85°C	±1	
	onamois .					- 55°C to 125°C	±1	
						25°C	±0.1	
	4053			-5	5	- 55°C to 85°C	±1	
		For switch				- 55°C to 125°C	±1	
		OFF: When				25°C	±0.1	
	4 channels	$V_{IS} = V_{CC},$ $V_{OS} = V_{EE};$ When $V_{IS} =$		0	6	- 55°C to 85°C	±1	
I _{IZ}	onamois	V _{EE} , V _{OS} = V _{CC} , For	\/ or\/			- 55°C to 125°C	±1	
Switch ON/OFF leakage current		switch ON:	V _{IL} or V _{IH}			25°C	±0.2	μΑ
	4052 a cc s V	All applicable combination s of V _{IS} and V _{OS} voltage levels		-5	5	- 55°C to 85°C	±2	-
						- 55°C to 125°C	±2	
				0	6	25°C	±0.2	
						- 55°C to 85°C	±2	
							- 55°C to 125°C	±2
				-5	5	25°C	±0.4	_
	4051					- 55°C to 85°C	±4	
						- 55°C to 125°C	±4	
						25°C	±0.1	
I _{IL} Control input leakage current			V _{CC} or GND	0	6	- 55°C to 85°C	±1	μA
						- 55°C to 125°C	±1	
						25°C	12	
		When V _{IS} = V _{EE} , V _{OS} =		0	6	- 55°C to 85°C	80	
Quiescent Device Current, I _{CC} Max	I _O = 0	V _{CC}	V _{CC} or			- 55°C to 125°C	160	
ICC May	10 - 0		GND			25°C	32	μΑ
	V _C	When V _{IS} = V _{CC} , V _{OS} =		-5	5	- 55°C to 85°C	160	
		V _{EE}				- 55°C to 125°C	320	



5.6 Electrical Characteristics: HCT Devices

Over operating free-air temperature range, $V_{SUPPLY} = \pm 5V$, and $R_L = 100 \,\Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS							MAX	UNIT									
CD74HCT405x																			
		V _{IS} (V)	V _I (V)	V _{EE} (V)	V _{CC} (V)	T _A													
						25°C	2												
Input High Voltage, V _{IH} , Min					4.5 to 5.5	- 40°C to +85°C	2			V									
						- 55°C to +125°C	2												
						25°C			0.8										
Input Low Voltage, V _{IL} , Max					4.5 to 5.5	- 40°C to +85°C			0.8	V									
g., ,						- 55°C to +125°C			0.8										
						25°C		70	160										
				0	0 4.5	4.5	- 40°C to +85°C			200									
		, ,				- 55°C to +125°C			240	•									
		V _{CC} or V _{EE}				25°C		40	120	1									
			−V _{IL} or V _{IH}										-4.5	4.5	- 40°C to +85°C			150	Ω
r _{on}	44					- 55°C to +125°C			180	1									
ON resistance	I _O = 1mA					25°C		90	180	1									
				0	4.5	- 40°C to +85°C			225										
						- 55°C to +125°C			270										
		V _{CC} to V _{EE}				25°C		45	130										
				-4.5	4.5	- 40°C to +85°C			162	Ω									
						- 55°C to +125°C			195										
Δr_{ON}	ON			0	4.5	25°C		10											
Maximum ON resistance between any two channels				-4.5	4.5	25°C		5		Ω									



5.6 Electrical Characteristics: HCT Devices (续)

Over operating free-air temperature range, $V_{SUPPLY} = \pm 5V$, and $R_L = 100 \,\Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER			TEST	CONDITION	s		MIN TYP MAX	UNIT
						25°C	±0.1	
	1 and 2 channels			0	6	- 55°C to 85°C	±1	
	oriumois					- 55°C to 125°C	±1	
		1				25°C	±0.1	
	4053			-5	5	- 55°C to 85°C	±1	
		For switch				- 55°C to 125°C	±1	
		OFF: When				25°C	±0.1	
	4 channels	$V_{IS} = V_{CC},$ $V_{OS} = V_{EE};$ When $V_{IS} =$		0	6	- 55°C to 85°C	±1	
I _{IZ}	oriumois .	V_{EE} , V_{OS} = V_{CC} , For	\			- 55°C to 125°C	±1	
Switch ON/OFF leakage current		switch ON:	V _{IL} or V _{IH}			25°C	±0.2	μΑ
	4052	All applicable combination		-5	5	- 55°C to 85°C	±2	
	s \	s of V _{IS} and V _{OS} voltage				- 55°C to 125°C	±2	
	8 channels	levels				25°C	±0.2	
				0	6	- 55°C to 85°C	±2	
						- 55°C to 125°C	±2	
					5	25°C	±0.4	
				-5		- 55°C to 85°C	±4	
						- 55°C to 125°C	±4	
						25°C	±0.1	
I _{IL} Control input leakage current			See ⁽¹⁾	0	5.5	- 55°C to 85°C	±1	μA
Comic, inparticulage canoni						- 55°C to 125°C	±1	
						25°C	12	
Quiescent Device Current, I _{CC} Max		When V _{IS} = V _{EE} , V _{OS} =		0	5.5	- 55°C to 85°C	80	
		V _{CC}	V _{CC} or			- 55°C to 125°C	160	^
	I _O = 0		GND			25°C	32	μΑ
	Whe V _{CC} , V _{EE}	When V _{IS} = V _{CC} , V _{OS} =		-4.5	-4.5 5.5	- 55°C to 85°C	160	
		V _{EE}				- 55°C to 125°C	320	



5.6 Electrical Characteristics: HCT Devices (续)

Over operating free-air temperature range, $V_{SUPPLY} = \pm 5V$, and $R_L = 100 \,\Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS						MAX	UNIT
					25°C		100	360	
△ I _{CC} Additional quiescent device current per input pin: 1	△ ICC	V _{CC} - 2.1		4.5 to 5.5	- 55°C to 85°C			450	μA
unit load ⁽²⁾					- 55°C to 125°C			490	

Any voltage between V_{CC} and GND.

5.7 Switching Characteristics, VCC = 5V

 V_{CC} = 5V, T_A = 25°C, input t_r , t_f = 6 ns

	Parameter	Test Co	nditions	C _L (pF)	MIN	NOM	MAX	UNIT
			CDx4HC4051			4		
			CDx4HCT4051			4		
		Switch IN to	CDx4HC4052	15		4		
t _{PHL} , t _{PLH}		OUT	CDx4HCT4052	15		4		
			CDx4HC4053			4		
			CDx4HCT4053	3		4		
			CDx4HC4051			27		
			CDx4HCT4051			35		
	Supply voltage range (T _A = full package	Switch turn-off	CDx4HC4052	15		33		no
t_{PHZ}, t_{PLZ}	temperature range)	(S or E)	CDx4HCT4052	15		33		ns
			CDx4HC4053			30		
			CDx4HCT4053			35		
			CDx4HC4051	- 15		19		
			CDx4HCT4051			23	3	
		Switch turn-on	CDx4HC4052			27		
t _{PZH} , t _{PZL}		(S or E)	CDx4HCT4052	15		29		
			CDx4HC4053			18		
			CDx4HCT4053			28		
			CDx4HC4051			50		
			CDx4HCT4051			52		
C Payra	C _{PD} Power dissipation capacitance ⁽¹⁾		CDx4HC4052			74		pF
CPD Power	uissipation Capacitance		CDx4HCT4052			76		
			CDx4HC4053			38		
			CDx4HCT4053			42		

⁽¹⁾ C_{PD} is used to determine the dynamic power consumption, per package. $P_D = C_{PD} \, v_{CC} \, ^2 \, f_i + \, \Sigma \, (C_L + C_S) \, V_{CC} \, ^2 \, f_O$, $f_O = output$ frequency, $f_I = input$ frequency, $C_L = output$ load capacitance, $C_S = switch$ capacitance, $V_{CC} = supply$ voltage

⁽²⁾ For dual-supply systems, theoretical worse-case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.



5.8 Switching Characteristics, CL = 50pF

 C_L = 50pF, input t_r , t_f = 6 ns

Parameter		V _{EE} (V)	V _{CC} (V)	Test Co	onditions	MIN NOM MAX	UNIT
				T _A = 25°C	HC	60	
		0	2	T _A = -40°C to +85°C	НС	75	
				T _A = -55°C to +125°C	нс	90	
				T _A = 25°C	HC, HCT	12	
		0	4.5	T _A = -40°C to +85°C	нс, нст	15	
t _{PHL} , t _{PLH}				$T_A = -55^{\circ}C$ to +125°C	нс, нст	18	
Propagation delay, switch in to	out			T _A = 25°C	HC	10	ns
		0	6	T _A = -40°C to +85°C	нс	13	
				T _A = - 55°C to +125°C	НС	15	
				T _A = 25°C	HC, HCT	8	
		-4.5	4.5	T _A = -40°C to +85°C	нс, нст	10	
				T _A = -55°C to +125°C	нс, нст	12	
		0		T _A = 25°C	HC	250	
			2	T _A = -40°C to +85°C	НС	340	
				T _A = -55°C to +125°C	нс	400	
				T _A = 25°C	HC, HCT	50	
		0	4.5	T _A = -40°C to +85°C	нс, нст	56	
t _{PHZ} , t _{PLZ} Maximum switch turn OFF	4054			T _A = -55°C to +125°C	HC, HCT	68	
delay from S or E to switch	4051			T _A = 25°C	HC	44	ns
output		0	6	$T_A = -40^{\circ}C$ to +85°C	нс	50	
				T _A = - 55°C to +125°C	НС	57	
				T _A = 25°C	HC, HCT	44	
		-4.5	4.5	T _A = -40°C to +85°C	нс, нст	50	
				T _A = - 55°C to +125°C	нс, нст	55	



5.8 Switching Characteristics, CL = 50pF (续)

 $C_L = 50pF$, input t_r , $t_f = 6$ ns

Parameter		V _{EE} (V)	V _{CC} (V)	Test C	onditions	MIN NOM MAX	(UNIT		
				T _A = 25°C	HC	250)		
		0	2	T _A = -40°C to +85°C	НС	340	o o		
				T _A = -55°C to +125°C	НС	400	D		
				T _A = 25°C	HC, HCT	50)		
PHZ, t PLZ		0	4.5	T _A = -40°C to +85°C	нс, нст	6	3		
				T _A = -55°C to +125°C	нс, нст	7:	5		
Maximum switch turn OFF	4052			T _A = 25°C	НС	4:	5 ns		
delay from S or E to switch output		0	6	T _A = -40°C to +85°C	нс	5	4		
				T _A = -55°C to +125°C	НС	6:	5		
				T - 25°C	НС	4:	5		
				T _A = 25°C	HCT	4:	5		
	-4.5	15	4.5	T _A = -40°C	HC	48	3		
		-4.5	4.5	to +85°C	HCT	50)		
				$T_A = -55^{\circ}C$	HC	5	7		
				to +125°C	HCT	5	7		
				T _A = 25°C	HC	250)		
	0	0	2	T _A = -40°C to +85°C	нс	34	D		
				T _A = -55°C to +125°C	НС	400	o o		
				T 05%0	НС	4:	5		
				T _A = 25°C	HCT	50)		
		0	4.5	T _A = -40°C	HC	5	3		
		U	4.5	to +85°C	HCT	5	3		
PHZ, ^t PLZ				$T_A = -55^{\circ}C$	HC	6:	3		
/laximum switch turn OFF	4053			to +125°C	HCT	6	ns		
lelay from S or E to switch butput	4033			T _A = 25°C	HC	4	5 118		
σιραι		0	6	$T_A = -40$ °C to +85°C	НС	50			
				T _A = -55°C to +125°C	нс	5	5		
				T. = 25°C	НС	4:	5		
				T _A = 25°C	HCT	4:	5		
		4.5	4.5	4.5		T _A = -40°C	НС	50)
		-4.5	4.5	to +85°C	HCT	50)		
				_	T _A = -55°C	НС	5	5	
				to +125°C	HCT	5:	5		



5.8 Switching Characteristics, CL = 50pF (续)

 $C_1 = 50pF$, input t_r , $t_f = 6$ ns

Parameter		V _{EE} (V)	V _{CC} (V)	Test C	onditions	MIN NOM MAX	UN	
				T _A = 25°C	HC	325	5	
		0	2	T _A = -40°C to +85°C	НС	405	5	
				T _A = -55°C to +125°C	НС	490)	
				T 05°0	НС	45	5	
				$T_A = 25^{\circ}C$	HCT	55	5	
			4.5	T _A = -40°C	НС	56	5	
		0	4.5	to +85°C	HCT	69	9	
				T _A = -55°C	НС	68	3	
t _{PZL} , t _{PZH} Maximum switch turn	4054			to +125°C	HCT	83		
ON delay from S or E to switch output	4051			T _A = 25°C	НС	38	n:	
		0	6	T _A = -40°C to +85°C	НС	48	3	
				T _A = -55°C to +125°C	НС	57	,	
				T 0500	НС	36	5	
	-4.5		4.5	T _A = 25°C	HCT	48	3	
				T _A = -40°C	НС	40)	
		-4.5		to +85°C	HCT	55	5	
				T _A = -55°C	НС	48	3	
				to +125°C	HCT	60)	
	0		2		T _A = 25°C	НС	325	5
		0		T _A = -40°C to +85°C	НС	405	5	
				T _A = -55°C to +125°C	НС	490)	
				- 0500	НС	65	5	
				$T_A = 25^{\circ}C$	HCT	70)	
			4.5	T _A = -40°C	НС	81	i i	
		0	4.5	to +85°C	HCT	68	3	
				T _A = - 55°C	НС	98	3	
t _{PZL} , t _{PZH} Maximum switch turn	1050			to +125°C	HCT	105	5	
ON delay from S or E to switch output	4052			T _A = 25°C	НС	55	- n	
oupu		0	6	T _A = -40°C to +85°C	НС	69	9	
				T _A = -55°C to +125°C	НС	83	3	
				T - 05°0	НС	46	5	
				T _A = 25°C	HCT	48	3	
		1.5	4.5	T _A = -40°C	НС	58	3	
		-4.5 4.5	4.5	to +85°C	HCT	60	_	
				T _A = - 55°C	НС	69	9	
				to +125°C	HCT	72	2	



5.8 Switching Characteristics, CL = 50pF (续)

 $C_L = 50pF$, input t_r , $t_f = 6$ ns

Parameter		V _{EE} (V)	V _{CC} (V)	Test Co	onditions	MIN NOM MAX	UNIT
				T _A = 25°C	HC	325	
		0	2	T _A = -40°C to +85°C	НС	405	
				T _A = - 55°C to +125°C	НС	490	
				T _A = 25°C	HC	44	
				1 _A - 23 C	HCT	48	
		0	4.5	$T_A = -40^{\circ}C$	HC	55	
			4.5	to +85°C	HCT	60	
				T _A = -55°C	HC	66	
t _{PZL} , t _{PZH} Maximum switch turn ON delay from S or E to switch	4053			to +125°C	HCT	72	ne
output		0	6	T _A = 25°C	HC	37	ns
				$T_A = -40$ °C to +85°C	НС	47	
				$T_A = -55^{\circ}C$ to +125°C	НС	56	
				T = 25°C	HC	40	
				T _A = 25°C	HCT	48	
		-4.5	4.5	T _A = -40°C	HC	45	
		-4.5	4.5	to +85°C	HCT	55	
				T _A = -55°C	HC	47	
				to +125°C	HCT	60	
				T _A = 25°C	HC, HCT	10	
C _I Input (control) capacitance				T _A = -40°C to +85°C	нс, нст	10	pF
				T _A = - 55°C to +125°C	HC, HCT	10	

5.9 Analog Channel Specifications

Typical values at T_A = 25°C

Parameter	Test Conditions	HC, HCT TYPES	V _{EE} (V)	V _{CC} (V)	MIN NOM MAX	UNIT
C _I Switch input capacitance		All			5	pF
		4051			25	
C _{COM} Common output capacitance		4052			12	pF
Common carpat supusitance		4053			8	
		4051	-2.25	2.25	145	
		4052	-2.25	2.25	165	
f _{MAX}	See note ⁽¹⁾ and ⁽²⁾	4053	-2.25	2.25	200	1
Minimum switch frequency response at -3 dB	See note(*) and (=)	4051	-4.5	4.5	180	MHz
		4052	-4.5	4.5	185	1
		4053	-4.5	4.5	200	



5.9 Analog Channel Specifications (续)

Typical values at T_A = 25°C

Parameter	Test Conditions	HC, HCT TYPES	V _{EE} (V)	V _{CC} (V)	MIN NOM MAX	UNIT
THD		All	-2.25	2.25	0.03 5	- %
Sine-wave distortion		All	-4.5	4.5	0.01 8	/0
		4051	-2.25	2.25	-73	
		4052	-2.25	2.25	-65	
Switch OFF signal foodthrough	See note ⁽²⁾ and ⁽³⁾	4053	-2.25	2.25	-64	dB
Switch OFF signal feedthrough	See note valu v	4051	-4.5	4.5	-75	иь
		4052	-4.5	4.5	-67	
		4053	-4.5	4.5	-66	


⁽¹⁾ Adjust input voltage to obtain 0 dBm at V_{OS} for f_{IN} = 1 MHz.

⁽²⁾ V_{is} is centered at $(V_{CC} - V_{EE}) / 2$.

⁽³⁾ Adjust input for 0 dBm.




5.10 Typical Characteristics







5.10 Typical Characteristics (continued)



6 Parameter Measurement Information





(FIGURE B) HC TYPES

(FIGURE C) HCT TYPES

图 6-1. Switch Propagation Delay, Turn-On, Turn-Off Times





图 6-2. Frequency Response Test Circuit






图 6-3. Crosstalk Between Two Switches Test Circuit




图 6-4. ¼Sine-Wave Distortion Test Circuit




图 6-5. Control to Switch Feedthrough Noise Test Circuit




图 6-6. Switch OFF Signal Feedthrough




图 6-7. Switch ON/OFF Propagation Delay Test Circuit






图 6-8. Switch In to Switch Out Propagation Delay Test Circuit



7 Detailed Description

7.1 Overview


The CDx4HCx4051 devices are a single 8-channel multiplexer having three binary control inputs, S_0 , S_1 , and S_2 and an $\overline{\text{ENABLE}}$ input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

The CDx4HCx4052 devices are a differential 4-channel multiplexer having two binary control inputs, S_0 and S_1 , and an $\overline{\text{ENABLE}}$ input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.

The CDx4HCx4053 devices are a triple 2-channel multiplexer having three separate digital control inputs, S_0 , S_1 , and S_2 and an $\overline{\text{ENABLE}}$ input. Each control input selects one of a pair of channels that are connected in a single-pole, double-throw configuration.

When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs.


7.2 Functional Block Diagrams



All inputs are protected by standard CMOS protection network.


图 7-1. CDx4HCx4051 Functional Block Diagram





All inputs are protected by standard CMOS protection network.

图 7-2. CDx4HCx4052 Functional Block Diagram



All inputs are protected by standard CMOS protection network.

图 7-3. CDx4HCx4053 Functional Block Diagram



7.3 Feature Description

The CDx4HCx405x line of multiplexers and demultiplexers can accept a wide range of analog signal levels from – 5 to +5V. They have low ON resistance, typically 70Ω for V_{CC} – V_{EE} = 4.5V and 40Ω for V_{C} – V_{EE} = 4.5V, which allows for very little signal loss through the switch.

Binary address decoding on chip makes channel selection easy. When channels are changed, a break-before-make system eliminates channel overlap.

7.4 Device Functional Modes

表 7-1. CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051 Function Table⁽¹⁾

	INPUT	STATES		ON
ENABLE	S ₂	S ₁	S ₀	CHANNEL
L	L	L	L	A0
L	L	L	Н	A1
L	L	Н	L	A2
L	L	Н	Н	A3
L	Н	L	L	A4
L	Н	L	Н	A5
L	Н	Н	L	A6
L	Н	Н	Н	A7
Н	X	Х	Х	None

(1) X = Don't care

表 7-2. CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052 Function Table⁽¹⁾

	INPUT STATES						
ENABLE	S ₁	S ₀	CHANNELS				
L	L	L	A0, B0				
L	L	Н	A1, B1				
L	Н	L	A2, B2				
L	Н	Н	A3, B3				
Н	X	X	None				

(1) X = Don't care

表 7-3. CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053 Function Table(1)

	INPUT STATES										
ENABLE	S ₂	S ₁	S ₀	CHANNELS							
L	L	L	L	C0, B0, A0							
L	L	L	Н	C0, B0, A1							
L	L	Н	L	C0, B1, A0							
L	L	Н	Н	C0, B1, A1							
L	Н	L	L	C1, B0, A0							
L	Н	L	Н	C1, B0, A1							
L	Н	Н	L	C1, B1, A0							
L	Н	Н	Н	C1, B1, A1							
Н	X	X	X	None							

(1) X = Don't care



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The CDx4HCx405x line of multiplexers and demultiplexers can be used for a wide variety of applications.

8.2 Typical Application

One application of the CD74HC4051 device is used in conjunction with a microcontroller to poll a keypad. 8-1 shows the basic schematic for such a polling system. The microcontroller uses the channel-select pins to cycle through the different channels while reading the input to see if a user is pressing any of the keys. This is a very robust setup that allows for simultaneous key presses with very little power consumption. It also uses very few pins on the microcontroller. The down side of polling is that the microcontroller must frequently scan the keys for a press.




图 8-1. CD74HC4051 Being Used to Help Read Button Presses on a Keypad

8.2.1 Design Requirements

These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions must be considered to prevent ringing.



See 表 8-1 for the input loading details.

表 8-1. HCT Input Loading Table

TYPE	INPUT	UNIT LOADS(1)
4051, 4053	All	0.5
4052	All	0.4

(1) Unit load is \triangle I_{CC} limit specified in #5, for example, 360mA MAX at 25°C.

8.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For switch time specifications, see propagation delay times in # 5.5.
 - Inputs must not be pushed more than 0.5V above V_{DD} or below V_{EE}.
 - For input voltage level specifications for control inputs, see V_{IH} and V_{IL} in # 5.5.
- 2. Recommended output conditions:
 - Outputs must not be pulled above V_{DD} or below V_{EE}.
- 3. Input and output current consideration:
 - The CDx4HCx405x series of parts do not have internal current-drive circuitry, and thus cannot sink or source current. Any current will be passed through the device.

8.2.3 Application Curve




图 8-2. Typical ON Resistance vs Input Signal Voltage

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the # 5.5.

Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01 μ F or 0.022 μ F capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1 μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and a 1 μ F capacitor are commonly used in parallel. For best results, the bypass capacitor or capacitors must be installed as close as possible to the power terminal.




8.4 Layout

8.4.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change in width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This change in width upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace, thus resulting in the reflection. Not all PCB traces can be straight, so they will have to turn corners. 8-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

8.4.2 Layout Example





9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Implications of Slow or Floating CMOS Inputs

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

CI	hanges from Revision M (May 2019) to Revision N (April 2024)	Page
•	Changed thermal metrics	8
•	Changed HC ICC at 25°C single/dual supply	
•	Changed HCT ICC at 25°C single/dual supply	
•	Changed: tPHZ/tPLZ typicals Switch turn-off (S or E)	
•	Changed tPHZ/tPLZ maximum switch turn OFF delay from S or E to switch output for 4051/4052/405	3 15
•	Changed tPZL/tPZH maximum switch turn ON delay from S or E to switch output for 4051/4053	15
CI	hanges from Revision L (February 2017) to Revision M (May 2019)	Page
<u>.</u>	将 <i>特性</i> 从 7 Ω (典型值)更改为 70 Ω (典型值)	1
CI	hanges from Revision K (September 2015) to Revision L (February 2017)	Page

Changed charged device model (CDM) value from: ±1000V to: ±200V......7



•	Added Receiving Notification of Documentation Updates section	7
С	hanges from Revision J (February 2011) to Revision K (September 2015)	Page
•	向 <i>特性</i> 列表中添加了"军用免责声明"	1
	删除了	
	添加了器件信息表、引脚功能表、ESD等级表、热性能信息表、详细说明部分、应用和实施部分、	
	<i>关建议</i> 部分、 <i>布局</i> 部分、 <i>器件和文档支持</i> 部分,以及 <i>机械、封装和可订购信息</i> 部分	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 25-Jun-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8775401EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	Type -55 to 125 5962-8775401EA CD54HC4053F3A		Samples
5962-8855601EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8855601EA CD54HC4052F3A	Samples
5962-9065401MEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9065401ME A CD54HCT4051F3A	Samples
CD54HC4051F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4051F	Samples
CD54HC4051F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4051F3A	Samples
CD54HC4052F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4052F	Samples
CD54HC4052F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8855601EA CD54HC4052F3A	Samples
CD54HC4053F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4053F	Samples
CD54HC4053F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8775401EA CD54HC4053F3A	Samples
CD54HCT4051F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9065401ME A CD54HCT4051F3A	Samples
CD74HC4051E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4051E	Samples
CD74HC4051EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4051E	Samples
CD74HC4051M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC4051M	Samples
CD74HC4051NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M	Samples
CD74HC4051NSRE4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M	Samples
CD74HC4051PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HJ4051	Samples
CD74HC4052E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4052E	





25-Jun-2024 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC4052M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC4052M	Samples
CD74HC4052NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M	Samples
CD74HC4052PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HJ4052	Samples
CD74HC4053E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4053E	
CD74HC4053M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC4053M	Samples
CD74HC4053NSR	NRND	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M	
CD74HC4053PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HJ4053	Samples
CD74HCT4051E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4051E	
CD74HCT4051M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	Samples
CD74HCT4051M96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	Samples
CD74HCT4051M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M	Samples
CD74HCT4052E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4052E	
CD74HCT4052EE4	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4052E	
CD74HCT4052M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4052M	Samples
CD74HCT4052M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4052M	Samples
CD74HCT4053E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4053E	
CD74HCT4053M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M	Samples
CD74HCT4053M96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M	Samples
CD74HCT4053M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M	Samples
CD74HCT4053PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HK4053	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

www.ti.com 25-Jun-2024

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4051, CD54HC4052, CD54HC4053, CD54HC4051, CD74HC4051, CD74HC4052, CD74HC4053, CD74HC4051;

- Catalog: CD74HC4051, CD74HC4052, CD74HC4053, CD74HCT4051
- Automotive: CD74HC4051-Q1, CD74HCT4051-Q1, CD74HC4051-Q1, CD74HCT4051-Q1
- Enhanced Product: CD74HC4051-EP, CD74HC4051-EP
- Military: CD54HC4051, CD54HC4052, CD54HC4053, CD54HCT4051

NOTE: Qualified Version Definitions:



PACKAGE OPTION ADDENDUM

www.ti.com 25-Jun-2024


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



www.ti.com 10-Apr-2024


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4051M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4051M96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4051M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4051NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4051PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4051PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4051PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4052M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4052M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4052NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4052PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4052PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4052PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4053M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4053M96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4053M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4053NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4053PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4053PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4053PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4051M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4052M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4053M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4053PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4053PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4053PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4051M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4051M96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD74HC4051M96G4	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4051NSR	SO	NS	16	2000	367.0	367.0	38.0
CD74HC4051PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4051PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4051PWT	TSSOP	PW	16	250	356.0	356.0	35.0
CD74HC4052M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4052M96G4	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4052NSR	SO	NS	16	2000	356.0	356.0	35.0
CD74HC4052PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4052PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4052PWT	TSSOP	PW	16	250	356.0	356.0	35.0
CD74HC4053M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4053M96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD74HC4053M96G4	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4053NSR	SO	NS	16	2000	356.0	356.0	35.0
CD74HC4053PWR	TSSOP	PW	16	2000	356.0	356.0	35.0




PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4053PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4053PWT	TSSOP	PW	16	250	356.0	356.0	35.0
CD74HCT4051M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT4052M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT4053M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT4053PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HCT4053PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HCT4053PWT	TSSOP	PW	16	250	356.0	356.0	35.0



www.ti.com 10-Apr-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051M	D	SOIC	16	40	507	8	3940	4.32
CD74HC4051ME4	D	SOIC	16	40	507	8	3940	4.32
CD74HC4051NS	NS	SOP	16	50	530	10.5	4000	4.1
CD74HC4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4052M	D	SOIC	16	40	507	8	3940	4.32
CD74HC4052PW	PW	TSSOP	16	90	530	10.2	3600	3.5
CD74HC4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4053M	D	SOIC	16	40	507	8	3940	4.32
CD74HC4053ME4	D	SOIC	16	40	507	8	3940	4.32
CD74HC4053MG4	D	SOIC	16	40	507	8	3940	4.32
CD74HC4053PW	PW	TSSOP	16	90	530	10.2	3600	3.5
CD74HCT4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4051M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4051ME4	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4051MG4	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4053E	N	PDIP	16	25	506	13.97	11230	4.32




PACKAGE MATERIALS INFORMATION

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HCT4053M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT4053ME4	D	SOIC	16	40	507	8	3940	4.32



SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司