











#### TPS75100, TPS75103, TPS75105

SBVS080J-SEPTEMBER 2006-REVISED NOVEMBER 2016

## TPS7510x Low Dropout, Two-Bank LED Driver With PWM Brightness Control

#### **Features**

- Regulated Output Current with 2% LED-to-LED Matching
- Drives Up to Four LEDs at 25 mA Each in a Common Cathode Topology
- 28-mV Typical Dropout Voltage Extends Usable Supply Range in Li-Ion Battery Applications
- Brightness Control Using PWM Signals
- Two 2-LED Banks With Independent Enable and PWM Brightness Control per Bank
- No Internal Switching Signals—Eliminates EMI
- Default LED Current Eliminates External Components
  - Default Values from 3 mA to 10 mA (in 1-mA Increments) Available Using Innovative Factory **EEPROM Programming**
  - Optional External Resistor can be Used for High-Accuracy, User-Programmable Current
- Over current and Over temperature Protection
- Available in Wafer Chip-Scale Package or 2.50-mm × 2.50-mm WSON-10

## 2 Applications

- Keypad and Display Backlighting
- White and Color LEDs
- Cellular Handsets
- PDAs and Smartphones

## 3 Description

The TPS7510x linear low dropout (LDO) matching LED current source is optimized for low-power keypad and navigation pad LED backlighting applications. The device provides a constant current to up to four unmatched LEDs organized in two banks of two LEDs each in a common-cathode topology. Without an external resistor, the current source defaults to a factory-programmable, preset current level with ±0.5% accuracy (typical). An optional external resistor can be used to set initial brightness to user-programmable values with higher accuracy. Brightness can be varied from off to full brightness by inputting a pulse width modulation (PWM) signal on each enable pin (ENx, where x indicates LED bank A or B). Each bank has independent enable and brightness control, but current matching is done to all four channels concurrently. The input supply range is ideally suited for single-cell Li-lon battery supplies and the TPS7510x can provide up to 25 mA per LED.


No internal switching signals are used, eliminating troublesome electromagnetic interference (EMI). The TPS7510x is offered in an ultra-small, 9-ball, 0.4-mm ball-pitch wafer chip-scale package (WCSP) and a 2.50-mm × 2.50-mm, 10-pin WSON package, yielding a very compact total solution size ideal for mobile handsets and portable backlighting applications. The device is fully specified over  $T_1 = -40^{\circ}$ C to +85°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TPS7510x	WSON (10)	2.50 mm × 2.50 mm			
1P3/310X	DSBGA (9)	1.208 mm x 1.208 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application Diagram**



Page

Page



## **Table of Contents**

1	Features 1	8	Application and Implementation	10
2	Applications 1		8.1 Application Information	. 10
3	Description 1		8.2 Typical Application	. 12
4	Revision History2	9	Power Supply Recommendations	
5	Pin Configuration and Functions	10	Layout	14
6	Specifications4		10.1 Layout Guidelines	. 14
•	6.1 Absolute Maximum Ratings 4		10.2 Layout Example	. 14
	6.2 ESD Ratings	11	Device and Documentation Support	15
	6.3 Recommended Operating Conditions 4		11.1 Device Support	. 15
	6.4 Thermal Information4		11.2 Documentation Support	. 15
	6.5 Electrical Characteristics5		11.3 Related Links	. 15
	6.6 Typical Characteristics		11.4 Receiving Notification of Documentation Updates	s 15
7	Detailed Description 8		11.5 Community Resources	. 15
	7.1 Overview 8		11.6 Trademarks	. 16
	7.2 Functional Block Diagram 8		11.7 Electrostatic Discharge Caution	. 16
	7.3 Feature Description		11.8 Glossary	. 16
	7.4 Device Functional Modes9	12	Mechanical, Packaging, and Orderable Information	. 16

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision (November 2013) to Revision 3											

•	Deleted pin out drawings from Typical Application Diagram figure	1
•	Changed I/O status to I from O in D1B row of Pin Functions table	3
•	Deleted Dissipation Ratings table	4

# Changes from Revision H (January 2010) to Revision I

•	Changed test conditions for ground current parameter in the Electrical Characteristics	. 5
•	Deleted Figure 14; duplicate mechanical image.	12

## Changes from Revision G (March 2009) to Revision H Page

•	Revised ground current parameter, Electrical Characteristics; changed symbol from I <sub>Q</sub> to I <sub>GND</sub> ; added specifications for YFF and DSK packages	5
•	Added YFF and DSK package specifications for current matching parameter, Electrical Characteristics	5
•	Changed diode current accuracy parameter, Electrical Characteristics, to reflect YFF and DSK package specifications	5
•	Deleted operating junction temperature range specification from Electrical Characteristics table to eliminate redundancy.	5

Submit Documentation Feedback




## 5 Pin Configuration and Functions

YFF Package 9-Pin DSBGA **Top View** 







NOTE (1): Not connected

#### **Pin Functions**

	PIN		1/0	DECORIDATION			
NAME	WCSP	WSON	I/O	DESCRIPTION			
ENA	А3	2	I	Enable pin, Bank A. Driving this pin high turns on the current source to Bank A outputs. Driving this pin low turns off the current source to Bank A outputs. An applied PWM signal reduces the LED current (between 0 mA and the maximum current set by I <sub>SET</sub> ) as a function of the duty cycle of the PWM signal. ENA and ENB can be tied together. ENA can be left OPEN or connected to GND if not used. See the <i>Application and Implementation</i> section for more details.			
D1A	В3	3	0	Diode source current output, Bank A. Connect to LED anode.			
D2A	C3	4	0	Diode source current output, Bank A. Connect to LED anode.			
ENB	A2	1	I	Enable pin, Bank B. Driving this pin high turns on the current source to Bank B outputs. Driving this pin low turns off the current source to Bank B outputs. An applied PWM signal reduces the LED current (between 0 mA and the maximum current set by I <sub>SET</sub> ) as a function of the duty cycle of the PWM signal. ENA and ENB can be tied together. ENB can be left OPEN or connected to GND if not used. See the <i>Application and Implementation</i> section for more details.			
V <sub>IN</sub>	B2	9	1	Supply input			
GND	C2	5, Pad	_	Ground			
I <sub>SET</sub>	A1	10	I	An optional resistor can be connected between this pin and GND to set the maximum current through the LEDs. If no resistor is connected, $I_{\text{SET}}$ defaults to the internally programmed value.			
D1B	B1	8	0	Diode source current output, Bank B. Connect to LED anode.			
D2B	C1	7	0	Diode source current output, Bank B. Connect to LED anode.			
NC	_	6	_	Not internally connected			



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V <sub>IN</sub> range	-0.3	7	V
V <sub>ISET</sub> , V <sub>ENA</sub> , V <sub>ENB</sub> , V <sub>DX</sub> range	-0.3	$V_{IN}$	V
I <sub>DX</sub> for D1A, D2A, D1B, D2B	35		mA
D1A, D2A, D1B, D2B short-circuit duration	Inde	efinite	
Continuous total power dissipation	Internal	ly limited	
Junction temperature, T <sub>J</sub>	-55	150	°C
Storage temperature, T <sub>stg</sub>	-55	150	°C

## 6.2 ESD Ratings

			VALUE	TINU
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		\/	
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

	PARAMETER	MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	2.7		5.5	V
$I_{DX}$	Operating current per LED	3		25	mA
t <sub>PWM</sub>	On-time for PWM signal	33			μs
$T_{J}$	Operating junction temperature range	-40		85	°C

## 6.4 Thermal Information

		TPS	7510x	
	THERMAL METRIC <sup>(1)</sup>	YFF (DSBGA)	DSK (WSON)	UNIT
		9 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	101.6	65.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	1.2	54.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.6	39.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.6	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	17.8	39.7	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	23.6	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics

over operating junction temperature range (T $_J$  = -40°C to +85°C), V $_{IN}$  = 3.8 V, DxA and DxB = 3.3 V, R $_{SET}$  = 32.4 k $\Omega$ , and ENA and ENB = 3.8 V (unless otherwise noted); typical values are at T $_A$  = 25°C

	PARAMETER	TE	EST CONDIT	TONS	MIN	TYP	MAX	UNIT
I <sub>SHDN</sub>	Shutdown supply current	V <sub>ENA,B</sub> = 0 \	$V$ , $V_{DX} = 0 V$			0.03	1	μΑ
		DSK	I <sub>DX</sub> ≤ 5 mA	, V <sub>IN</sub> = 3.8 V		170	230	
	Casara di sumanat	package	$I_{DX} > 5 \text{ mA}$	$V_{IN} = 3.8 \text{ V}$		250	300	^
I <sub>GND</sub>	Ground current	YFF	I <sub>DX</sub> ≤ 5 mA	, V <sub>IN</sub> = 4.5 V		170	200	μA
		package	$I_{DX} > 5 \text{ mA}$	A, V <sub>IN</sub> = 4.5 V		250	300	
		T <sub>A</sub> = 25°C			0%	2%	4%	
$\Delta I_D$	Current matching (I <sub>DXMAX</sub> ) × 100%	T 4000	40500	YFF package	0%		5%	
	(IDXMAX IDXMIN / IDXMAX) × 100 /0	T <sub>A</sub> = -40°C	$T_A = -40$ °C to +85°C DS		0%		6%	
$\Delta I_{DX}\%/\Delta V_{IN}$	Line regulation	$3.5 \text{ V} \leq \text{V}_{IN}$	≤ 4.5 V, I <sub>DX</sub> :	= 5 mA		2.0		%/V
$\Delta I_{DX}\%/\Delta V_{DX}$	Load regulation	1.8 V ≤ V <sub>DX</sub>	≤ 3.5 V, I <sub>DX</sub>	= 5 mA		0.8		%/V
	Dropout voltage of any	$I_{DXnom} = 5 \text{ n}$	nA			28	100	
$V_{DO}$	DX current source $(V_{DX} \text{ at } I_{DX} = 0.8 \times I_{DX, \text{ nom}})$	I <sub>DXnom</sub> = 15	I <sub>DXnom</sub> = 15 mA			70		mV
V <sub>ISET</sub>	Reference voltage for current set					1.225	1.257	V
	Diode current accuracy <sup>(1)</sup>	I <sub>SET</sub> = open	$I_{SET}$ = open, $V_{DX}$ = $V_{IN}$ - 0.2 V DSK package			0.5%	3%	
I <sub>OPEN</sub>	Diode current accuracy (**)	$V_{DX} = V_{IN} -$				0.5%	4%	
I <sub>SET</sub>	I <sub>SET</sub> pin current range				2.5		62.5	μA
k	I <sub>SET</sub> to I <sub>DX</sub> current ratio <sup>(1)</sup>					420		
V <sub>IH</sub>	Enable high level input voltage				1.2			V
V <sub>IL</sub>	Enable low level input voltage						0.4	V
	Facility is A (A) - Niconstruction	V <sub>ENA</sub> = 3.8 '	V			5.0	6.1	^
I <sub>INA</sub>	Enable pin A (V <sub>ENA</sub> ) input current	$V_{ENA} = 1.8$	V			2.2		μA
	Frankla nin D ()/	V <sub>ENB</sub> = 3.8				4.0	4.9	
I <sub>INB</sub>	Enable pin B (V <sub>ENB</sub> ) input current	V <sub>ENB</sub> = 1.8				1.8		μA
t <sub>SD</sub>	Shutdown delay time	reach shutd	Delay from ENA and ENB = low to reach shutdown current $(I_{DX} = 0.1 \times I_{DX, nom})$		5	13	30	μs
Т	Thermal shutdown temperature	Shutdown, t	emperature	increasing		165		°C
T <sub>SD</sub>	memai siiutuowii temperature	Reset, temp	erature decr	easing		140		C


<sup>(1)</sup> Average of all four  $I_{DX}$  outputs.

Copyright © 2006–2016, Texas Instruments Incorporated



## 6.6 Typical Characteristics

over operating junction temperature range ( $T_J = -40^{\circ}C$  to +85°C),  $V_{IN} = 3.8$  V, DxA and DxB = 3.3 V,  $R_{SET} = 32.4$  k $\Omega$ , and ENA and ENB = high (unless otherwise noted); typical values are at  $T_A = 25^{\circ}C$ 




Submit Documentation Feedback



## **Typical Characteristics (continued)**

over operating junction temperature range ( $T_J = -40^{\circ}\text{C}$  to +85°C),  $V_{IN} = 3.8 \text{ V}$ , DxA and DxB = 3.3 V,  $R_{SET} = 32.4 \text{ k}\Omega$ , and ENA and ENB = high (unless otherwise noted); typical values are at  $T_A = 25^{\circ}\text{C}$ 







Figure 7. Output Current vs R<sub>SET</sub>

Figure 8. Output Current vs R<sub>SET</sub>







Figure 9. Ground Current vs Input Voltage

Figure 10. TPS75105 Output Current vs Input Voltage  $R_{\text{SET}}$  = Open






Figure 11. TPS75105 Output Current vs Temperature R<sub>SET</sub> = Open

Figure 12. Output Current vs Output Voltage




## 7 Detailed Description

#### 7.1 Overview

The TPS7510x linear low dropout (LDO) matching LED current source is optimized for low-power keypad and navigation pad LED backlighting applications. The device provides a constant current to up to four unmatched LEDs organized in two banks of two LEDs each in a common-cathode topology. Brightness can be varied from off to full brightness by inputting a pulse width modulation (PWM) signal on each enable pin (ENx, where x indicates LED bank A or B). Each bank has independent enable and brightness control, but current matching is done to all four channels concurrently. The input supply range is ideally suited for single-cell Li-lon battery supplies and the TPS7510x can provide up to 25 mA per LED.

## 7.2 Functional Block Diagram





#### 7.3 Feature Description

## 7.3.1 Load Regulation

The TPS7510x is designed to provide very tight load regulation. In the case of a fixed current source, the output load change is a change in voltage. Tight load regulation means that output voltages (LED forward voltages) with large variations can be used without impacting the fixed current being sourced by the output or the output-to-output current matching. The permissible variation on the output not only allows for large variations in white LED forward voltages, but even permits the use of different color LEDs on different outputs with minimal effect on output current.

#### 7.3.2 Line Regulation

The TPS7510x is also designed to provide very tight line regulation. This architecture allows for voltage transient events to occur on the power supply (battery) without effecting the fixed output current levels or the output-to-output current matching. A prime example of such a supply transient event is the occurrence of a transmit pulse on the radio of a mobile handset. These transient pulses can cause variations of 300 mV and 600 mV on the supply to the TPS7510x. The line regulation limitation is that the lower supply voltage level of the event does not cause the input-to-output voltage difference to drop below the dropout voltage range.

#### 7.4 Device Functional Modes

#### 7.4.1 LED ON

Apply 1.2 V or more to ENx to turn the LED bank on.

#### 7.4.2 LED OFF

Apply a voltage less than or equal to 0.4V to ENx to turn the LED bank off.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS7510x provides a constant current to up to four unmatched LEDs organized in two banks of two LEDs each in a common-cathode topology. Without an external resistor, the current source defaults to a factory-programmable, preset current level with  $\pm 0.5\%$  accuracy (typical). An optional external resistor can be used to set initial brightness to user-programmable values with higher accuracy. Brightness can be varied from off to full brightness by inputting a pulse width modulation (PWM) signal on each enable pin (ENx, where x indicates LED bank A or B). Each bank has independent enable and brightness control, but current matching is done to all four channels concurrently. The input supply range is ideally suited for single-cell Li-lon battery supplies and the TPS7510x can provide up to 25 mA per LED. No internal switching signals are used, eliminating troublesome electromagnetic interference (EMI). The device is fully specified over  $T_{\perp} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

### 8.1.1 Setting the Output Current Level

The TPS7510x is a quad matched current source. Each of the four current source output levels is set by a single reference current. An internal voltage reference of 1.225 V (nominal) in combination with a resistor sets the reference current level. This reference current is then mirrored onto each of the four outputs with a ratio of typically 420:1. The resistor required to set the LED current is calculated using Equation 1:

$$R_{ISET} = \frac{K \times V_{ISET}}{I_{LED}}$$

where:

- · K is the current ratio
- V<sub>ISET</sub> is the internal reference voltage
- I<sub>LED</sub> is the desired LED current

(1)

For example, to set the LED current level to 10mA, a resistor value of 51.1 k $\Omega$  is required. This value sets up a reference current of 23.9  $\mu$ A (1.22 V / 51.1 k $\Omega$ ). In turn, this reference current is mirrored to each output current source, resulting in an output current of 10 mA (23.9  $\mu$ A × 420).

The TPS7510x offers two methods for setting the output current levels. The LED current is set either by connecting a resistor (calculated using Equation 1) from the  $I_{SET}$  pin to GND, or leaving  $I_{SET}$  unconnected to employ the factory-programmed  $R_{SET}$  resistance. The internal programmed resistance is implemented using high-precision processing and yields a reference current accuracy of 0.5%, nominal. Accuracy using external resistors is subject to the tolerance of the external resistor and the accuracy of the internal reference voltage.

The TPS7510x automatically detects the presence of an external resistor by monitoring the current out of the  $I_{SET}$  pin. Current levels in excess of 3  $\mu$ A signify the presence of an external resistor and the device uses the external resistor to set the reference current. If the current from  $I_{SET}$  is less than 3  $\mu$ A, the device defaults to the preset internal reference set resistor. The TPS7510x is available with eight preset current levels, from 3 mA to 10 mA (per output) in 1-mA increments. Solutions using the preset internal current level eliminate an external component, thereby increasing accuracy and reducing cost.



## **Application Information (continued)**

Table 1. Recommended (1% Tolerance) Set Resistor Values

R <sub>SET</sub> (kΩ)	I <sub>SET</sub> (μΑ)	I <sub>DX</sub> (mA) <sup>(1)</sup>
511	2.4	1.0
255	4.8	2.0
169	7.2	3.0
127	9.6	4.1
102	12.0	5.0
84.5	14.5	6.1
73.2	16.7	7.0
64.9	18.9	7.9
56.2	21.8	9.2
51.1	24.0	10.1
46.4	26.4	11.1
42.2	29.0	12.2
39.2	31.3	13.1
36.5	33.6	14.1
34.0	36.0	15.1
32.4	37.8	15.9
30.1	40.7	17.1
28.7	42.7	17.9
26.7	45.9	19.3
25.5	48.0	20.2
24.3	50.4	21.2
23.2	52.8	22.2
22.1	55.4	23.3
21.5	57.0	23.9
20.5	59.8	25.1

<sup>(1)</sup>  $I_{DX} = (V_{SET} / R_{SET}) \times k$ .

### 8.1.2 Limitations on LED Forward Voltages

The TPS7510x is a linear current source implementing LDO regulator building blocks. Therefore, to maintain accurate operation, there are some limitations to the forward (output) voltages that can be used. The first limitation is the maximum LED forward voltage. The dropout voltage must be considered because LDO technology is employed. The TPS7510x is an ultra-low dropout device with typical dropouts in the range of 30 mV at 5 mA. Care must be taken in the design to ensure that the difference between the lowest possible input voltage (for example, battery cut-off) and the highest possible forward voltage yields at least 100 mV of headroom. Headroom levels less than dropout decrease the accuracy of the current source (see Figure 6).

The other limitation to consider is the minimum output voltage required to yield accurate operation. The current source employs NMOS MOSFETs, and a minimum forward LED voltage of approximately 1.5 V on the output is required to maintain highest accuracy. The TPS7510x is ideal for white LEDs and color LEDs with forward voltages greater than 1.5 V. This range includes red LEDs that have typical forward voltages of 1.7 V.

#### 8.1.3 Use of External Capacitors

The TPS7510x does not require the use of any external capacitors for stable operation. Nominal stray and power-supply decoupling capacitance on the input is adequate for stable operation. Capacitors are not needed for stability and are therefore not recommended on the outputs.

Product Folder Links: TPS75100 TPS75103 TPS75105



#### 8.1.4 Use of Unused Outputs or Tying Outputs Together

Unused outputs can be left unconnected or tied to the  $V_{IN}$  supply. Although open outputs are acceptable, tying unused outputs to the  $V_{IN}$  supply increases ESD protection. Connecting unused outputs to ground violates the minimum recommended output voltage, results in current levels that potentially exceed the set or preset LED current, and must be avoided.

Connecting outputs in parallel is an acceptable way of increasing the amount of LED current drive. This configuration is a useful trick when the higher current level is a multiple of the preset value.

#### 8.1.5 Use of Enable Pins for PWM Dimming

The TPS7510x divides control of the LED outputs into two banks of two current sources each. Each bank is controlled by the use of an independent, active-high enable pin (ENA and ENB). The enable pin can be used for standard ON or OFF operation of the current source, driven by standard logic levels from processor GPIO pins, for example. Drive ENx high to turn on the bank of LEDs; drive ENx low to turn off the bank of LEDs.

Another use of the enable pins is for LED dimming. LED brightness is a function of the current level being driven across the diode and the time that current is being driven through the diode. The perceived brightness of an LED can be changed by either varying the current level or, more effectively, by changing the time in which that current is present. When a PWM signal is input into the enable pin, the duty cycle (high- or on-time) determines how long the fixed current is driven across the LEDs. Reducing or increasing that duration has the effect of dimming or brightening the LED, without having to employ the more complex method of varying the current level. This technique is particularly useful for reducing LED brightness in low ambient light conditions, where LED brightness is not required, thereby decreasing current consumption. The enable pins can also be used for LED blinking, varying blink rates based on system status.

Although providing many useful applications, PWM dimming does have a minimum duty cycle required to achieve the required current level. The recommended minimum on-time of the TPS7510x is approximately 33  $\mu$ s. On-times less than 33  $\mu$ s result in reductions in the output current by not allowing enough time for the output to reach the desired current level. Also, having both enables switching together, asynchronously, or having one enable on at all times, effects the minimum recommended on-time (see Figure 4 and Figure 5). If one enable is already on, the speed at which the other channel turns on is faster than if both channels are turning on together or if the other channel is off. Therefore, already having one channel enabled allows for approximately 10- $\mu$ s to 12- $\mu$ s shorter minimum on-times for the switching channel.

Unused enable pins can be left unconnected or connected to ground to minimize current consumption. Connecting unused enable pins to ground increases ESD protection. If connected to  $V_{IN}$ , a small amount of current drains through the enable input (see the *Electrical Characteristics* table).

## 8.2 Typical Application




Figure 13. Typical Application Diagram

2 Submit Documentation Feedback



## **Typical Application (continued)**

## 8.2.1 Design Requirements

Table 2 shows the design requirements.


**Table 2. Design Parameters** 

PARAMETER	DESIGN REQUIREMENT
Input voltage	3.8 V
Number of LEDs	4
LED current	5 mA (per LED)

## 8.2.2 Detailed Design Procedure

Select the TPS75105 so that no external resistor is required to set the LED current.

## 8.2.3 Application Curve



 $R_{SET} = open$ 

Figure 14. TPS75105 Output Current vs Temperature

Copyright © 2006–2016, Texas Instruments Incorporated



## 9 Power Supply Recommendations

The TPS7510x is designed to operate with an input voltage between 2.7 V to 5.5 V.

## 10 Layout

## 10.1 Layout Guidelines

Figure 15 demonstrates an example layout for the WSON package.

## 10.2 Layout Example




Figure 15. Layout Example for the WSON (DSK) Package

Submit Documentation Feedback



## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Development Support

Two evaluation modules (EVMs) are available to assist in the initial circuit performance evaluation using the TPS7510x. The TPS75105EVM-174 and TPS75105DSKEVM-529 evaluation modules (and related user guides) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

#### 11.1.2 Device Nomenclature

PRODUCT ID	OPTIONS <sup>(1)(2)</sup>
TPS7510 <b>x</b> <i>yyyz</i>	X is the nominal default diode output current (for example, 3 = 3 mA, 5 = 5 mA, and 0 = 10 mA). YYY is the package designator.  Z is the reel quantity (R = 3000, T = 250).

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- TPS75105EVM-174 Evaluation Module (SLVU182)
- TPS75105DSKEVM-529 Evaluation Module (SLVU334)

#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 3. Related Links** 

PARTS	PRODUCT FOLDER	RODUCT FOLDER SAMPLE & BUY TECHNI DOCUME		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS75100	Click here	Click here	Click here	Click here	Click here	
TPS75103	Click here	Click here	Click here	Click here	Click here	
TPS75105	Click here	Click here	Click here	Click here	Click here	

#### 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

Copyright © 2006–2016, Texas Instruments Incorporated

<sup>(2)</sup> Default set currents from 3 mA to 10 mA in 1-mA increments are available through the use of innovative factory EEPROM programming. Minimum order quantities may apply. Contact factory for details and availability.



#### 11.6 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





15-Apr-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS75100DSKR	ACTIVE	SON	DSK	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SKX	Samples
TPS75100DSKT	ACTIVE	SON	DSK	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SKX	Samples
TPS75100YFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	FB	Samples
TPS75100YFFT	ACTIVE	DSBGA	YFF	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	FB	Samples
TPS75103YFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	FC	Samples
TPS75103YFFT	ACTIVE	DSBGA	YFF	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	FC	Samples
TPS75105DSKR	ACTIVE	SON	DSK	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	СНН	Samples
TPS75105DSKT	ACTIVE	SON	DSK	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	СНН	Samples
TPS75105YFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	FE	Samples
TPS75105YFFT	ACTIVE	DSBGA	YFF	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	FE	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

15-Apr-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Oct-2019


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS75100DSKR	SON	DSK	10	3000	179.0	8.4	2.73	2.73	8.0	4.0	8.0	Q2
TPS75100DSKT	SON	DSK	10	250	179.0	8.4	2.73	2.73	0.8	4.0	8.0	Q2
TPS75100YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.34	1.34	0.81	4.0	8.0	Q1
TPS75100YFFT	DSBGA	YFF	9	250	180.0	8.4	1.34	1.34	0.81	4.0	8.0	Q1
TPS75103YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.45	1.45	8.0	4.0	8.0	Q1
TPS75103YFFT	DSBGA	YFF	9	250	180.0	8.4	1.45	1.45	8.0	4.0	8.0	Q1
TPS75105DSKR	SON	DSK	10	3000	179.0	8.4	2.73	2.73	8.0	4.0	8.0	Q2
TPS75105DSKT	SON	DSK	10	250	179.0	8.4	2.73	2.73	8.0	4.0	8.0	Q2
TPS75105YFFR	DSBGA	YFF	9	3000	180.0	8.4	1.45	1.45	8.0	4.0	8.0	Q1
TPS75105YFFT	DSBGA	YFF	9	250	180.0	8.4	1.45	1.45	0.8	4.0	8.0	Q1

www.ti.com 17-Oct-2019




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS75100DSKR	SON	DSK	10	3000	203.0	203.0	35.0
TPS75100DSKT	SON	DSK	10	250	203.0	203.0	35.0
TPS75100YFFR	DSBGA	YFF	9	3000	182.0	182.0	20.0
TPS75100YFFT	DSBGA	YFF	9	250	182.0	182.0	20.0
TPS75103YFFR	DSBGA	YFF	9	3000	182.0	182.0	20.0
TPS75103YFFT	DSBGA	YFF	9	250	210.0	185.0	35.0
TPS75105DSKR	SON	DSK	10	3000	203.0	203.0	35.0
TPS75105DSKT	SON	DSK	10	250	203.0	203.0	35.0
TPS75105YFFR	DSBGA	YFF	9	3000	210.0	185.0	35.0
TPS75105YFFT	DSBGA	YFF	9	250	210.0	185.0	35.0



DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



2.5 x 2.5 mm, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4225304/A





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated