











LM3421, LM3423

SNVS574G -JULY 2008-REVISED JULY 2019

# LM342x N -Channel Controllers for Constant-Current LED Drivers

#### **Features**

- V<sub>IN</sub> Range From 4.5 V to 75 V
- High-Side Adjustable Current Sense
- 2-Ω, 1-A Peak MOSFET Gate Driver
- Input Undervoltage and Output Overvoltage Protection
- **PWM** and Analog Dimming
- Cycle-by-Cycle Current Limit
- Programmable Switching Frequency
- Zero Current Shutdown and Thermal Shutdown
- LED Output Status Flag (LM3423 and LM3423-Q0
- Fault Status Flag and Timer(LM3423 and LM3423-Q0 Only)

### 2 Applications

- LED Drivers: Buck, Boost, Buck-Boost, and **SEPIC**
- Indoor and Outdoor Area SSL
- Automotive
- General Illumination
- **Constant-Current Regulators**

### 3 Description

The LM3421 and LM3423 family of devices are versatile high voltage N-channel MOSFET controllers for LED drivers. They can be easily configured in buck, boost, buck-boost and SEPIC topologies. This flexibility, along with an input voltage rating of 75 V, makes the these controllers ideal for illuminating LEDs in a large family of applications.

Adjustable high-side current sense voltage allows for tight regulation of the LED current with the highest efficiency possible. The LM3421 and LM3423 devices use predictive off-time (PRO) control, which is a combination of peak current-mode control and a predictive off-timer. This method of control eases the design of loop compensation while providing inherent input voltage feed-forward compensation.


The LM3421 and LM3423 devices include a highvoltage start-up regulator that operates over a wide input range of 4.5 V to 75 V. The internal PWM controller is designed for adjustable switching frequencies of up to 2 MHz, thus enabling compact solutions.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM3421	HTSSOP (16)	5.00 mm x 4.40 mm
LM3423	HTSSOP (20)	6.50 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Boost Application





## **Table of Contents**

1	Features 1	9 Application and Implementation	28
2	Applications 1	9.1 Application Information	28
3	Description 1	9.2 Typical Applications	
4	Revision History2	10 Power Supply Recommendations	65
5	Device Comparison	10.1 General Recommendations	65
6	Pin Configuration and Functions 4	10.2 Input Supply Current Limit	65
7	Specifications	11 Layout	65
•	7.1 Absolute Maximum Ratings	11.1 Layout Guidelines	65
	7.2 ESD Ratings	11.2 Layout Example	66
	7.3 Recommended Operating Conditions	12 Device and Documentation Support	<mark>67</mark>
	7.4 Thermal Information	12.1 Device Support	67
	7.5 Electrical Characteristics	12.2 Related Links	67
	7.6 Typical Characteristics	12.3 Community Resources	67
8	Detailed Description	12.4 Trademarks	67
Ü	8.1 Overview	12.5 Electrostatic Discharge Caution	67
	8.2 Functional Block Diagram	12.6 Glossary	67
	8.3 Feature Description	13 Mechanical, Packaging, and Orderable Information	

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (July 2015) to Revision G	Page
<ul> <li>Deleted references to automotive grade (LM342x-Q1 and LM342x-Q0) devices, now available in data sheet SNVSBS</li> </ul>	95 1
Corrected typographic error in Table 1	3
<ul> <li>Changed EN pulldown resistance specification minimum value from: 0.45 MΩ to: 0.245 MΩ Electrical         Characteristics table.</li> </ul>	7
<ul> <li>Changed EN pulldown resistance specification maximum value from: 1.3 MΩ to: 2.85 MΩ in Electrical         Characteristics table.</li> </ul>	7
Changes from Revision E (April 2013) to Revision F	Page
<ul> <li>Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section</li> </ul>	1
Changes from Revision D (May 2013) to Revision E	Page



# 5 Device Comparison

**Table 1. Device Comparison** 

	FLAG FEATURES			TEMPERATURE	
DEVICE	LED OUTPUT	FAULT STATUS	QUALIFACTION	RANGE, T <sub>A</sub>	
LM3421-Q0	No	No	AEC-Q100 Grade 0	-40°C to +150°C	
LM3421-Q1	No	No	AEC-Q100 Grade 1	-40°C to +125°C	
LM3423-Q0	Yes	Yes	AEC-Q100 Grade 0	-40°C to +150°C	
LM3423-Q1	Yes	Yes	AEC-Q100 Grade 1	-40°C to +125°C	
LM3421	No	No	Commercial Grade	-40°C to +125°C	
LM3423	Yes	Yes	Commercial Grade	-40°C to +125°C	



# 6 Pin Configuration and Functions

#### 16-Pin HTSSOP **Top View** VIN \_\_\_\_ 1 () 16 ☐ HSN 15 ☐ HSP COMP \_\_\_\_ 14 □ RPD CSH [ 13 IS RCT [ 12 AGND \_\_\_\_ 6 11 ☐ GATE 17 Thermal Pad OVP [ 10 \_\_\_ PGND nDIM \_\_\_\_ □ DDRV

**PWP Package** 

#### 20-Pin HTSSOP **Top View** VIN \_\_\_ 1 ( ☐ HSN EN[ 19 \_\_\_\_ HSP COMP \_\_\_ 3 18 RPD CSH [ 17 IS RCT [ 5 16 \_\_\_\_ ∨cc AGND \_\_\_\_ ☐ GATE 6 15 □ PGND OVP [ 14 nDIM \_\_\_\_ 8 13 DDRV DDRV 21 Thermal

12

11

\_\_\_\_ IADJ

**PWP Package** 

#### **Pin Functions**

FLT 🖂

TIMR [

9

10

	PIN		uo(1)	FINISTION
NAME	LM3423	LM3421	VO <sup>(1)</sup>	FUNCTION
AGND	6	6	G	Analog ground. Connect to PGND through the DAP copper pad to provide ground return for CSH, COMP, RCT, and TIMR.
COMP	3	3	I	Compensation. Connect a capacitor to AGND to set the compensation.
CSH	4	4	ı	Current sense high. Connect a resistor to AGND to set the signal current. For analog dimming, connect a controlled current source or a potentiometer to AGND as detailed in the <i>Analog Dimming</i> section.
DDRV	13	9	0	Dim gate drive output. Connect to the gate of the dimming MOSFET.
DPOL	12	_	1	Dim polarity. Connect to AGND if dimming with a series P-channel MOSFET or leave open when dimming with series N-channel MOSFET.
EN	2	2	1	Enable. Connect to AGND for zero current shutdown or apply more than 2.4 V to enable device.
FLT	9	_	I	Fault flag. Connect to pullup resistor from VIN and N-channel MOSFET open-drain output is high when a fault condition is latched by the timer.
GATE	15	11	0	Main gate drive output. Connect to the gate of the main switching MOSFET.
HSN	20	16	I	LED current sense negative. Connect through a series resistor to the negative side of the LED current sense resistor.
HSP	19	15	I	LED current sense positive. Connect through a series resistor to the positive side of the LED current sense resistor.
IS	17	13	I	Main switch current sense. Connect to the drain of the main N-channel MOSFET switch for R <sub>DS-ON</sub> sensing or to a sense resistor installed in the source of the same device.
LRDY	11	_	0	LED ready flag. Connect to pullup resistor from VIN and N-channel MOSFET open-drain output pulls down when the LED current is not in regulation.
nDIM	8	8	I	Dimming input and undervoltage protection. Connect a PWM signal for dimming as detailed in the <i>PWM Dimming</i> section and/or a resistor divider from V <sub>IN</sub> to program input undervoltage lockout (UVLO). Turnon threshold is 1.24 V and hysteresis for turnoff is provided by a 23-µA current source.
OVP	7	7	I	Overvoltage protection. Connect to a resistor divider from $V_O$ to program output overvoltage lockout (OVLO). Turnoff threshold is 1.24 V and hysteresis for turnon is provided by 23- $\mu$ A current source.
PGND	14	10	G	Power ground. Connect to AGND through the DAP copper pad to provide ground return for GATE and DDRV.
RCT	5	5	I	Resistor capacitor timing. External RC network sets the predictive off-time and thus the switching frequency.

(1) G = Ground, I = Input, O = Output



### Pin Functions (continued)

	PIN		I/O <sup>(1)</sup>	FUNCTION
NAME	LM3423	LM3421	1/0(")	FUNCTION
RPD	18	14	ı	Resistor pulldown. Connect the low side of all external resistor dividers (V <sub>IN</sub> UVLO, OVP) to implement zero-current shutdown.
TIMR	10	_	ı	Fault timer. Connect a capacitor to AGND to set the time delay before a sensed fault condition is latched.
V <sub>IN</sub>	1	1	I	Input voltage. Bypass with 100-nF capacitor to AGND as close to the device as possible in the printed-circuit-board layout.
V <sub>CC</sub>	16	12	I	Internal regulator output. Bypass with 2.2-µF to 3.3-µF ceramic capacitor to PGND.
Thermal PAD		G	Thermal PAD on bottom of IC. Star ground, connecting AGND and PGND.	
DAP	DAP (21)	DAP (17)	G	Star ground, connecting AGND and PGND.

# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)  $^{(1)(2)}$ 

	MIN	MAX	UNIT
V EN DDD -DIM	-0.3	76	V
, EN, RPD, nDIM P, HSP, HSN, LRDY, FLT, DPOL  T  MR  MP, CSH  TE, DDRV  ND  Intinuous power dissipation  ximum junction temperature ximum lead temperature (solder and reflow) (3)	-1 continuous		mA
OVE HOR HOW LERDY FLT DEGL	-0.3	76	V
EN, RPD, nDIM P, HSP, HSN, LRDY, FLT, DPOL  R  MP, CSH  FE, DDRV  ND  Itinuous power dissipation	-100 continuous		μA
RCT	-0.3	76	V
MR  MP, CSH  TE, DDRV  ND  Intinuous power dissipation  ximum junction temperature  ximum lead temperature (solder and reflow) (3)	-1 continuous	5 continuous	mA
	-0.3	76	V
IS	−2 for 100 ns		V
	-1 continuous		mA
V <sub>CC</sub>	-0.3	8	V
TIMR	-0.3	7	V
	-100 continuous	100 continuous	μΑ
COMP COLL	-0.3	6	V
COMP, CSH	-200 continuous	200 continuous	μA
	-0.3	V <sub>CC</sub>	V
GATE, DDRV	-2.5 for 100 ns	V <sub>CC</sub> + 2.5 for 100 ns	V
	-1 continuous	1 continuous	mA
DOND	-0.3	0.3	V
PGND	–2.5 for 100 ns	2.5 for 100 ns	V
Continuous power dissipation	Internall	Internally Limited	
Maximum junction temperature	Internall	y Limited	
Maximum lead temperature (solder and reflow) (3)		260	°C
Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.

<sup>(3)</sup> Refer to http://www.ti.com/packaging for more detailed information and mounting techniques.



### 7.2 ESD Ratings

				VALUE	UNIT
,			Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 $^{(1)}$	±2000	V
\	V(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
Operating junction temperature, T <sub>J</sub>	LM3421, LM3423	-40	125	°C
Input voltage, V <sub>IN</sub>	•	4.5	75	V

## 7.4 Thermal Information

		LM3421	LM3423	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	PWP (HTSSOP)	UNIT
		16 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.9	36.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	23.1	21.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.8	18	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.6	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	16.6	17.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.7	1.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



# 7.5 Electrical Characteristics

 $V_{IN} = 14$ ,  $-40^{\circ}$ C  $\leq T_{J} \leq 125^{\circ}$ C unless otherwise specified. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_{J} = 25^{\circ}$ C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
START-UF	REGULATOR						
\ /	V	I <sub>CC</sub> = 0 mA		6.3		7.35	V
V <sub>CCREG</sub>	V <sub>CC</sub> regulation	I <sub>CC</sub> = 0 mA, T <sub>A</sub> = 25°C			6.9		V
		V <sub>CC</sub> = 0 V		20			
I <sub>CCLIM</sub>	V <sub>CC</sub> current limit	V <sub>CC</sub> = 0 V, T <sub>A</sub> = 25°C			25		mA
	Ouissant Comment	V <sub>EN</sub> = 3 V, Static				3	A
l <sub>Q</sub>	Quiescent Current	V <sub>EN</sub> = 3 V, Static, T <sub>A</sub> = 25°C			2		mA
	Chutdown ourront	V <sub>EN</sub> = 0 V				1	
I <sub>SD</sub>	Shutdown current	V <sub>EN</sub> = 0 V, T <sub>A</sub> = 25°C			0.1		μA
V <sub>CC</sub> SUPP	LY		<u> </u>				
		V <sub>CC</sub> Increasing				4.5	
V	V IIVI O Throphold	V <sub>CC</sub> Increasing, T <sub>A</sub> = 25°C			4.17		V
V <sub>CCUV</sub>	V <sub>CC</sub> UVLO Threshold	V <sub>CC</sub> Decreasing		3.7			V
		V <sub>CC</sub> Decreasing, T <sub>A</sub> = 25°C			4.08		
V <sub>CCHYS</sub>	V <sub>CC</sub> UVLO Hysteresis	T <sub>A</sub> = 25°C			0.1		V
<b>ENABLE T</b>	HRESHOLDS						
ENI	EN start-up threshold	V <sub>EN</sub> Increasing			2		V
EN <sub>ST</sub>	EN start-up tillesriold	V <sub>EN</sub> Increasing, T <sub>A</sub> = 25°C			1.75		
ENI	EN start up throshold	V <sub>EN</sub> Decreasing		0.8			
EN <sub>ST</sub>	EN start-up threshold	V <sub>EN</sub> Decreasing, T <sub>A</sub> = 25°C			1.63		V
EN <sub>STHYS</sub>	EN start-up hysteresis	$T_A = 25^{\circ}C$			0.1		V
R <sub>EN</sub>	EN pulldown resistance	$V_{EN} = 1 V$		0.245		2.85	МΩ
NEN	LN pulldown resistance	V <sub>EN</sub> = 1 V, T <sub>A</sub> = 25°C			0.82		10177
CSH THRE	SHOLDS						
	CSH high fault	CSH Increasing, T <sub>A</sub> = 25°C			1.6		V
	CSH low condition on LRDY Pin	CSH increasing, T <sub>A</sub> = 25°C	LM3423		1		V
OV THRES	SHOLDS					·	
O)/D	OVD OVI O throohold	OVP Increasing		1.185		1.285	V
OVP <sub>CB</sub>	OVP OVLO threshold	OVP Increasing, T <sub>A</sub> = 25°C			1.24		V
O) /D	OVD hardenes's second	OVP Active (high)		20		25	
OVP <sub>HYS</sub>	OVP hysteresis source current	OVP Active (high), T <sub>A</sub> = 25°C			23		μA



### **Electrical Characteristics (continued)**

 $V_{IN}$  = 14,  $-40^{\circ}$ C  $\leq$   $T_{J}$   $\leq$  125 $^{\circ}$ C unless otherwise specified. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_{J}$  = 25 $^{\circ}$ C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DPOL THRE	SHOLDS					
		DPOL Increasing	2		2.6	
DPOL <sub>THRSH</sub>	DPOL logic threshold	DPOL Increasing, T <sub>A</sub> = 25°C		2.3		V
		3, Y			1200	
$R_{DPOL}$	DPOL pullup resistance	T <sub>A</sub> = 25°C		500		kΩ
FAULT TIME	ER .	- A - 20 0				
			1.185		1.29	
$V_{FLTTH}$	Fault threshold	T <sub>A</sub> = 25°C		1.24		V
		-A	10		13	
I <sub>FLT</sub>	FAULT pin source current	T <sub>A</sub> = 25°C	10	11.5	10	μΑ
ERROR AM	PI IFIER	1A - 20 0		11.0		
		w/r/t to AGND	1.21		1.26	
$V_{REF}$	CSH reference voltage	w/r/t to AGND, T <sub>J</sub> = 25°C	1.21	1.235	1.20	V
	Error amplifier input bigs	Wift to AGND, T <sub>J</sub> = 25 C		1.233		
	Error amplifier input bias current	$T_J = 25$ °C	-0.6	0	0.6	μΑ
			22		35	
	COMP sink or source current	T <sub>J</sub> = 25°C		30		μA
	Transconductance	$T_J = 25^{\circ}C$		100		μΑ/V
	Linear input range	(1), T <sub>J</sub> = 25°C		±125		mV
	Transconductance bandwidth	–6dB Unloaded Response <sup>(1)</sup> ,	0.5	1		MHz
OFF TIMER		$MIN = T_J = 25^{\circ}C$				
OFF HIVIER		RCT = 1 V through 1 k $\Omega$			75	
t <sub>OFF(min)</sub>	Minimum OFF-time	RCT = 1 V through 1 k $\Omega$ , T <sub>J</sub> = 25°C		35	75	ns
		$RC1 = 1 \text{ V Infough } 1 \text{ k}\Omega, 1_J = 25 \text{ C}$		33	120	
R <sub>RCT</sub>	RCT reset pulldown resistance	T 0500		20	120	Ω
		$T_J = 25^{\circ}C$	540	36	505	
$V_{RCT}$	V <sub>IN</sub> /25 reference voltage	V <sub>IN</sub> = 14 V	540	505	585	mV
	0 " 1 "	V <sub>IN</sub> = 14 V, T <sub>J</sub> = 25°C		565		
f	Continuous conduction switching frequency	$2.2 \text{ nF} > C_T > 470 \text{ pF}, T_J = 25^{\circ}\text{C}$	(	See (2))		Hz
PWM COMP	PARATOR					
	COMP-to-PWM offset voltage		700		900	mV
	COMI -to-1 WW onset voltage	$T_J = 25^{\circ}C$		800		IIIV
CURRENT L	IMIT (IS)					
	Command limit there also also		215		275	\/
I <sub>LIM</sub>	Current limit threshold	$T_J = 25^{\circ}C$		245		mV
	0				75	
	Current limit delay-to-output	T <sub>J</sub> = 25°C		35		ns
	Leading edge blanking (LEB)		115		325	
t <sub>LEB</sub>	time	T <sub>J</sub> = 25°C		210		ns
HIGH SIDE 1	TRANSCONDUCTANCE AMPLIF					
	Input bias current	$T_J = 25^{\circ}C$		11.5		μΑ
	pat blad darrollt	.,	20			μ, ,
9м	Transconductance	T <sub>J</sub> = 25°C	20	119		mA/V

<sup>(1)</sup> Specified by design. Not production tested.

<sup>(2)</sup>  $f = 25/(C_T \times R_T)$ 



## **Electrical Characteristics (continued)**

 $V_{IN}$  = 14,  $-40^{\circ}$ C  $\leq$   $T_{J}$   $\leq$  125 $^{\circ}$ C unless otherwise specified. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_{J}$  = 25 $^{\circ}$ C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input offset current		-1.5		1.5	
		$T_J = 25$ °C		0		μA
	Input offset voltage		-7		7	\/
		T <sub>J</sub> = 25°C		0		mV
9м(вw)	Transconductance bandwidth	$I_{CSH} = 100 \ \mu A^{(1)}, T_J = 25^{\circ}C$	250	500		kHz
GATE DRIV	ER (GATE)					
R <sub>SRC(GATE)</sub>	GATE sourcing resistance	GATE = High			6	Ω
		GATE = High, T <sub>J</sub> = 25°C		2		Ω
R <sub>SNK(GATE)</sub>	GATE sinking resistance	GATE = Low			4.5	Ω
		GATE = Low, T <sub>J</sub> = 25°C		1.3		12
DIM DRIVER	R (DIM, DDRV)					
nDIM <sub>VTH</sub>	nDIM / UVLO threshold		1.185		1.285	V
		$T_J = 25$ °C		1.24		V
nDIM <sub>HYS</sub>	nDIM hysteresis current		20		25	
		T <sub>J</sub> = 25°C		23		μA
R <sub>SRC(DDRV)</sub>	DDRV sourcing resistance	DDRV = High			30	0
		DDRV = High, T <sub>J</sub> = 25°C		13.5		Ω
R <sub>SNK(DDRV)</sub>	DDRV sinking resistance	DDRV = Low			10	Ω
		DDRV = Low, T <sub>J</sub> = 25°C		3.5		



## **Electrical Characteristics (continued)**


 $V_{IN}$  = 14,  $-40^{\circ}$ C  $\leq$   $T_{J}$   $\leq$  125 $^{\circ}$ C unless otherwise specified. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_{J}$  = 25 $^{\circ}$ C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
PULLDOV	WN N-CHANNEL MOSFETS						
R <sub>RPD</sub>	RPD pulldown resistance				300	Ω	
		T <sub>J</sub> = 25°C		145			
R <sub>FLT</sub>	FLT pulldown resistance				300	Ω	
		$T_J = 25$ °C		145			
R <sub>LRDY</sub>	LRDY pulldown resistance				300	Ω	
		T <sub>J</sub> = 25°C		135		Ω	
THERMAI	L SHUTDOWN						
T <sub>SD</sub>	Thermal shutdown threshold (1)	T <sub>J</sub> = 25°C		165		°C	
T <sub>HYS</sub>	Thermal shutdown hysteresis <sup>(1)</sup>	T <sub>J</sub> = 25°C		25		°C	



## 7.6 Typical Characteristics


 $T_A$ = 25°C,  $V_{IN}$  = 14 V unless otherwise specified





### **Typical Characteristics (continued)**

 $T_A$ = 25°C,  $V_{IN}$  = 14 V unless otherwise specified







Figure 7.  $V_{CSH}$  vs Junction Temperature

Figure 8. V<sub>CC</sub> vs Junction Temperature






Figure 9. V<sub>RCT</sub> vs Junction Temperature

Figure 10.  $V_{LIM}$  vs Junction Temperature




Figure 11.  $t_{ON(min)}$  vs Junction Temperature

Submit Documentation Feedback

Copyright © 2008–2019, Texas Instruments Incorporated




# 8 Detailed Description

#### 8.1 Overview

The LM3421 and LM3423 are N-channel MOSFET (N-channel FET) controllers for buck, boost and buck-boost current regulators which are ideal for driving LED loads. The controller has wide input voltage range allowing for regulation of a variety of LED loads. The high-side differential current sense, with low adjustable threshold voltage, provides an excellent method for regulating output current while maintaining high system efficiency.

The devices use a Predictive Off-time (PRO) control architecture that allows the regulator to be operated using minimal external control loop compensation, while providing an inherent cycle-by-cycle current limit. The adjustable current sense threshold provides the capability to amplitude (analog) dim the LED current and the output enable and disable function with external dimming FET driver allows for fast PWM dimming of the LED load. The maximum attainable LED current is not internally limited because the device is a controller. Instead, current is a function of the system operating point, component choices, and switching frequency that allows the device to easily provide constant currents up to 5 A. This controller contains all the features necessary to implement a high-efficiency versatile LED driver.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Current Regulators




Figure 12. Ideal CCM Regulator Inductor Current i<sub>L</sub>(t)

Current regulators can create three basic topologies: buck, boost, or buck-boost. All three topologies in their most basic form contain a main switching MOSFET, a recirculating diode, an inductor and capacitors. The controller is designed to drive a ground referenced N-channel FET which is perfect for a standard boost regulator. However, buck and buck-boost regulators usually have a high-side switch. When driving an LED load, a ground referenced load is often not necessary, therefore a ground referenced switch drives a floating load instead. The controller can then be used to drive all three basic topologies as shown in the Basic Topology Schematics section. Other topologies such as the SEPIC and flyback converter (both derivatives of the buck-boost) can be implemented as well.

Looking at the buck-boost design, the basic operation of a current regulator can be analyzed. During the time that the N-channel FET (Q1) is turned on  $(t_{ON})$ , the input voltage source stores energy in the inductor (L1) while the output capacitor  $(C_O)$  provides energy to the LED load. When Q1 is turned off  $(t_{OFF})$ , the re-circulating diode (D1) becomes forward biased and L1 provides energy to both  $C_O$  and the LED load. Figure 12 shows the inductor current  $(i_L(t))$  waveform for a regulator operating in CCM.

The average output LED current ( $I_{LED}$ ) is proportional to the average inductor current ( $I_{L}$ ), therefore if  $I_{L}$  is tightly controlled,  $I_{LED}$  is well regulated. As the system changes input voltage or output voltage, the ideal duty cycle (D) is varied to regulate  $I_{L}$  and ultimately  $I_{LED}$ . For any current regulator, D is a function of the conversion ratio:

#### **Buck**

$$D = \frac{V_O}{V_{IN}} \tag{1}$$

#### **Boost**

$$D = \frac{V_O - V_{IN}}{V_O} \tag{2}$$

#### **Buck-boost**

$$D = \frac{V_O}{V_O + V_{IN}} \tag{3}$$

#### 8.3.2 Predictive Off-Time (PRO) Control

PRO control is used by the device to control  $I_{LED}$ . It is a combination of average peak current control and a one-shot off-timer that varies with input voltage. The LM3421 and LM3423 use peak current control to regulate the average LED current through an array of HBLEDs. This method of control uses a series resistor in the LED path to sense LED current and can use either a series resistor in the MOSFET path or the MOSFET  $R_{DS-ON}$  for both cycle-by-cycle current limit and input voltage feed forward. D is indirectly controlled by changes in both  $t_{OFF}$  and  $t_{ON}$ , which vary depending on the operating point.



Even though the off-time control is quasi-hysteretic, the input voltage proportionality in the off-timer creates an essentially constant switching frequency over the entire operating range for boost and buck-boost topologies. The buck topology can be designed to give constant ripple over either input voltage or output voltage, however switching frequency is only constant at a specific operating point.

This type of control minimizes the control loop compensation necessary in many switching regulators, simplifying the design process. The averaging mechanism in the peak detection control loop provides extremely accurate LED current regulation over the entire operating range.

PRO control was designed to mitigate *current mode instability* (also called *sub-harmonic oscillation*) found in standard peak current mode control when operating near or above 50% duty cycles. When using standard peak current mode control with a fixed switching frequency, this condition is present, regardless of the topology. However, using a constant off-time approach, current mode instability cannot occur, enabling easier design and control.

Predictive off-time advantages:

- There is no current mode instability at any duty cycle.
- Higher duty cycles or voltage transformation ratios are possible, especially in the boost regulator.

The only disadvantage is that synchronization to an external reference frequency is generally not available.

### 8.3.3 Average LED Current




Figure 13. LED Current Sense Circuitry

The LM3421 and LM3423 use an external current sense resistor ( $R_{SNS}$ ) placed in series with the LED load to convert the LED current ( $I_{LED}$ ) into a voltage ( $V_{SNS}$ ) as shown in Figure 13. The HSP and HSN pins are the inputs to the high-side sense amplifier which are forced to be equal potential ( $V_{HSP} = V_{HSN}$ ) through negative feedback. Because of this, the  $V_{SNS}$  voltage is forced across  $R_{HSP}$  to generate the signal current ( $I_{CSH}$ ) which flows out of the CSH pin and through the  $R_{CSH}$  resistor. The error amplifier regulates the CSH pin to 1.24 V, therefore  $I_{CSH}$  can be calculated using Equation 4.

$$I_{CSH} = \frac{V_{SNS}}{R_{HSP}} \tag{4}$$

This application regulates  $V_{SNS}$  as described in Equation 5.

$$V_{SNS} = 1.24V \times \frac{R_{HSP}}{R_{CSH}}$$
 (5)

Calculate I<sub>LED</sub> using Equation 6.



$$I_{LED} = \frac{V_{SNS}}{R_{SNS}} = \frac{1.24V}{R_{SNS}} \times \frac{R_{HSP}}{R_{CSH}}$$
(6)

The selection of the three resistors ( $R_{SNS}$ ,  $R_{CSH}$ , and  $R_{HSP}$ ) is not arbitrary. For matching and noise performance, the suggested signal current  $I_{CSH}$  is approximately 100  $\mu$ A. This current does not flow in the LEDs and does not affect either the off-state LED current or the regulated LED current.  $I_{CSH}$  can be above or below this value, but the high-side amplifier offset characteristics may be affected slightly. In addition, to minimize the effect of the high-side amplifier voltage offset on LED current accuracy, the minimum  $V_{SNS}$  is suggested to be 50 mV. Place a resistor ( $R_{HSN} = R_{HSP}$ ) in series with the HSN pin to cancel out the effects of the input bias current (approximately 10  $\mu$ A) of both inputs of the high-side sense amplifier.

The sense resistor ( $R_{SNS}$ ) can be placed anywhere in the series string of LEDs as long as the voltage at the HSN and HSP pins ( $V_{HSP}$  and  $V_{HSN}$ ) satisfies the following conditions.

$$V_{HSP} < 76V$$

$$V_{HSN} > 3.5V$$
(7)

Typically, for a buck-boost configuration,  $R_{SNS}$  is placed at the bottom of the string (LED-) which allows for greater flexibility of input and output voltage. However, if there is substantial input voltage ripple allowed, it can help to place  $R_{SNS}$  at the top of the string (LED+) which limits the output voltage of the string to:

$$V_{O} = 76V - V_{IN}$$

$$\tag{8}$$

The CSH pin can also be used as a low-side current sense input regulated to 1.24 V. The high-side sense amplifier is disabled if HSP and HSN are tied to AGND (or  $V_{HSN} > V_{HSP}$ ).

#### 8.3.4 Analog Dimming

The CSH pin can be used to analog dim the LED current by adjusting the current sense voltage ( $V_{SNS}$ ). There are several different methods to adjust  $V_{SNS}$  using the CSH pin:

- 1. External variable resistance: Adjust a potentiometer placed in series with R<sub>CSH</sub> to vary V<sub>SNS</sub>.
- External variable current source: Source current (0 μA to I<sub>CSH</sub>) into the CSH pin to adjust V<sub>SNS</sub>.




Figure 14. Analog Dimming Circuitry

In general, analog dimming applications require a lower switching frequency to minimize the effect of the leading edge blanking circuit. As the LED current is reduced, the output voltage and the duty cycle decreases. Eventually, the minimum on-time is reached. The lower the switching frequency, the wider the linear dimming range. Figure 14 shows how both CSH methods are physically implemented.

Method 1 uses an external potentiometer in the CSH path which is a simple addition to the existing circuitry. However, the LEDs cannot dim completely because there is always some resistance causing signal current to flow. This method is also susceptible to noise coupling at the CSH pin because the potentiometer increases the size of the signal current loop.



Method 2 provides a complete dimming range and better noise performance, though it is more complex. It consists of a PNP current mirror and a bias network consisting of an NPN, 2 resistors and a potentiometer ( $R_{ADJ}$ ), where  $R_{ADJ}$  controls the amount of current sourced into the CSH pin. A higher resistance value sources more current into the CSH pin, causing less regulated signal current through  $R_{HSP}$ , effectively dimming the LEDs.  $V_{REF}$  should be a precise external voltage reference, while Q7 and Q8 should be a dual pair PNP for best matching and performance. The additional current ( $I_{ADD}$ ) sourced into the CSH pin can be calculated using Equation 9.

$$I_{ADD} = \frac{\left(\frac{R_{ADJ} \times V_{REF}}{R_{ADJ} + R_{MAX}}\right) - V_{BE-Q6}}{R_{BIAS}}$$
(9)

The corresponding LED current (  $I_{LED}$ ) for a specific  $I_{ADD}$  is:

$$I_{LED} = (I_{CSH} - I_{ADD}) \times \left(\frac{R_{HSP}}{R_{SNS}}\right)$$
(10)

#### 8.3.5 Current Sense and Current Limit

The LM3421 and LM3423 achieve peak current mode control using a comparator that monitors the main MOSFET (Q1) transistor current, comparing it with the COMP pin voltage as shown in Figure 15. The controller incorporates a cycle-by-cycle overcurrent protection function. Aredundant internal current sense comparator provides the current limit functionality. If the voltage at the current sense comparator input (IS pin) exceeds 245 mV (typical), the on cycle is immediately terminated. The IS input pin has an internal N-channel MOSFET which pulls it down at the conclusion of every cycle. The discharge device remains on for an additional 210 ns (typical) after the beginning of a new cycle to blank the leading edge spike on the current sense signal. The leading edge blanking (LEB) determines the minimum achievable on-time (ton-min).




Figure 15. Current Sense / Current Limit Circuitry

There are two possible methods to sense the transistor current. The  $R_{DS-ON}$  of the main power MOSFET can be used as the current sense resistance because the IS pin was designed to withstand the high voltages present on the drain when the MOSFET is in the off state. Alternatively, a sense resistor located in the source of the MOSFET may be used for current sensing; however, TI suggests a low inductance (ESL) type. The cycle-by-cycle current limit ( $I_{LIM}$ ) can be calculated using either method as the limiting resistance ( $R_{LIM}$ ):

$$I_{LIM} = \frac{245 \text{ mV}}{R_{LIM}} \tag{11}$$



#### 8.3.6 Overcurrent Protection

The LM3421 and LM3423 controllers have a secondary method of overcurrent protection. Switching action is disabled whenever the current in the LEDs is more than 30% above the regulation set point. The dimming MOSFET switch driver (DDRV) is not disabled however as this would immediately remove the fault condition and cause oscillatory behavior.

#### 8.3.7 Zero Current Shutdown

The LM3421 and LM3423 controllers implement zero current shutdown through the EN and RPD pins. When pulled low, the EN pin places the devices into near-zero current state, where only the leakage currents occurs at the pins (typical 0.1 µA). The applications circuits frequently have resistor dividers to set UVLO, OVLO, or other similar functions. The RPD pin is an open-drain N-channel MOSFET that is enabled only when the device is enabled. Tying the bottom of all resistor dividers to the RPD pin as shown in Figure 16 allows them to float during shutdown, thus removing their current paths and providing true application-wide zero current shutdown.




Figure 16. Zero Current Shutdown Circuit

#### 8.3.8 Control Loop Compensation

The control loop is modeled as most typical current mode controllers. Using a first order approximation, the uncompensated loop can be modeled as a single pole created by the output capacitor and, in the boost and buck-boost topologies, a right half plane zero created by the inductor, where both have a dependence on the LED string dynamic resistance. There is also a high-frequency pole in the model; however, it is near the switching frequency and plays no part in the compensation design process. Therefore, it is neglected. Because ceramic capacitance is recommended for use with LED drivers, due to long lifetimes and high ripple current rating, the ESR of the output capacitor can also be neglected in the loop analysis. The DC gain of the uncompensated loop depends on internal controller gains and the external sensing network.

This section describes a buck-boost regulator as an example case.

Use Equation 12 to calculate the uncompensated loop gain for a buck-boost regulator.

$$T_{U} = T_{U0} \times \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right)}$$
(12)

Where the uncompensated DC loop gain of the system is calculated using Equation 13.

$$T_{U0} = \frac{D'x \, 500V \, x \, R_{CSH} \, x \, R_{SNS}}{(1+D) \, x \, R_{HSP} \, x \, R_{LIM}} = \frac{D' \, x \, 620V}{(1+D) \, x \, I_{LED} \, x \, R_{LIM}}$$
(13)

And the output pole  $(\omega_{P1})$  is approximated using Equation 14.

$$\omega_{P1} = \frac{1+D}{r_D \times C_O} \tag{14}$$



And the right half plane zero  $(\omega_{Z1})$  is:

$$\omega_{Z1} = \frac{r_D \times D'^2}{D \times L1} \tag{15}$$




Figure 17. Uncompensated Loop Gain Frequency Response

Figure 17 shows the uncompensated loop gain in a worst-case scenario when the RHP zero is below the output pole. This occurs at high duty cycles when the regulator is trying to boost the output voltage significantly. The RHP zero adds 20dB/decade of gain while losing 45°/decade of phase, which places the crossover frequency (when the gain is zero dB) extremely high because the gain only starts falling again due to the high-frequency pole (not shown in Figure 17). The phase is below –180° at the crossover frequency, which means there is no phase margin (180° + phase at crossover frequency) causing system instability. Even if the output pole is below the RHP zero, the phase reaches –180° before the crossover frequency in most cases yielding instability.




Figure 18. Compensation Circuitry



To mitigate this problem, a compensator should be designed to give adequate phase margin (above 45°) at the crossover frequency. A simple compensator using a single capacitor at the COMP pin (C<sub>CMP</sub>) adds a dominant pole to the system, which ensures adequate phase margin if placed low enough. At high duty cycles (as shown in Figure 17), the RHP zero places extreme limits on the achievable bandwidth with this type of compensation. However, because an LED driver is essentially free of output transients (except catastrophic failures open or short), the dominant pole approach, even with reduced bandwidth, is usually the best approach. The dominant compensation pole ( $\omega_{P2}$ ) is determined by  $C_{CMP}$  and the output resistance ( $R_O$ ) of the error amplifier (typically 5  $M\Omega$ ) as demonstrated in Equation 16.

$$\omega_{P2} = \frac{1}{5 \times 10^6 \times C_{CMP}} \tag{16}$$

It may also be necessary to add one final pole at least one decade above the crossover frequency to attenuate switching noise and, in some cases, provide better gain margin. This pole can be placed across R<sub>SNS</sub> to filter the ESL of the sense resistor at the same time. Figure 18 shows how the compensation is physically implemented in the system.

The high-frequency pole ( $\omega_{P3}$ ) can be calculated using Equation 17.

$$\omega_{P3} = \frac{1}{R_{FS} \times C_{FS}} \tag{17}$$

The total system transfer function becomes:

$$T = T_{U0} x \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right) x \left(1 + \frac{s}{\omega_{P2}}\right) x \left(1 + \frac{s}{\omega_{P3}}\right)}$$
(18)

The resulting compensated loop gain frequency response shown in Figure 19 indicates that the system has adequate phase margin (above 45°) if the dominant compensation pole is placed low enough, ensuring stability.




Figure 19. Compensated Loop Gain Frequency Response

#### 8.3.9 Start-Up Regulator

The controller includes a high voltage, low dropout bias regulator. When power is applied, the regulator is enabled and sources current into an external capacitor (CBYP) connected to the VCC pin. The recommended bypass capacitance for the V<sub>CC</sub> regulator is 2.2 µF to 3.3 µF. The output of the V<sub>CC</sub> regulator is monitored by an internal UVLO circuit that protects the device from attempting to operate with insufficient supply voltage and the supply is also internally current limited. Figure 20 shows the typical start-up waveforms.






Figure 20. Start-Up Waveforms

First,  $C_{BYP}$  is charged to be above  $V_{CC}$  UVLO threshold (approximately 4.2 V). The  $C_{VCC}$  charging time ( $t_{VCC}$ ) can be estimated using Equation 19.

$$t_{VCC} = \frac{4.2V}{25 \text{ mA}} \times C_{BYP} = 168\Omega \times C_{BYP}$$
 (19)

C<sub>CMP</sub> is then charged to 0.9 V over the charging time (t<sub>CMP</sub>), which can be estimated using Equation 20.

$$t_{CMP} = \frac{0.9V}{25 \,\mu\text{A}} \times C_{CMP} = 36 \,k\Omega \times C_{CMP}$$
 (20)

Once  $C_{CMP} = 0.9 \text{ V}$ , the part starts switching to charge  $C_O$  until the LED current is in regulation. The  $C_O$  charging time ( $t_{CO}$ ) can be roughly estimated using Equation 21.

$$t_{CO} = C_O \times \frac{V_O}{I_{LED}}$$
(21)

The system start-up time (t<sub>SU</sub>) is defined using Equation 22.

$$t_{SU} = t_{VCC} + t_{CMP} + t_{CO} \tag{22}$$

In some configurations, the start-up waveform overshoots the steady state COMP pin voltage. In this case, the LED current and output voltage overshoots also, which can trip the overvoltage or protection, causing a race condition. The easiest way to prevent this is to use a larger compensation capacitor  $(C_{CMP})$ , thereby slowing down the control loop.

#### 8.3.10 Overvoltage Lockout (OVLO)

The LM3421 and LM3423 can be configured to detect an output (or input) overvoltage condition through the OVP pin. The pin features a precision 1.24-V threshold with 23  $\mu$ A (typical) of hysteresis current as shown in Figure 21. When the OVLO threshold is exceeded, the GATE pin is immediately pulled low and a 23- $\mu$ A current source provides hysteresis to the lower threshold of the OVLO hysteretic band.

If the LEDs are referenced to a potential other than ground (floating), as in the buck-boost and buck configuration, the output voltage  $(V_O)$  should be sensed and translated to ground by using a single PNP as shown in Figure 22.

The overvoltage turnoff threshold (V<sub>TURN-OFF</sub>) is defined:

### **Ground Referenced**

$$V_{\text{TURN-OFF}} = 1.24 \text{V} \times \left( \frac{R_{\text{OV1}} + R_{\text{OV2}}}{R_{\text{OV1}}} \right)$$
 (23)

### **Floating**

$$V_{\text{TURN-OFF}} = 1.24 \text{V x} \left( \frac{0.5 \text{ x R}_{\text{OV1}} + \text{R}_{\text{OV2}}}{\text{R}_{\text{OV1}}} \right)$$
 (24)



In the ground referenced configuration, the voltage across  $R_{OV2}$  is  $V_O-1.24$  V whereas in the floating configuration it is  $V_O-620$  mV where 620 mV approximates  $V_{BE}$  of the PNP.

The overvoltage hysteresis (V<sub>HYSO</sub>) is defined using Equation 25.

$$V_{HYSO} = 23 \,\mu\text{A} \, x \, R_{OV2} \tag{25}$$




Figure 21. Overvoltage Protection Circuitry




Figure 22. Floating Output OVP Circuitry

The OVLO feature can cause some interesting results if the OVLO trip-point is set too close to  $V_O$ . At turnon, the converter has a modest amount of voltage overshoot before the control loop gains control of  $I_{LED}$ . If the overshoot exceeds the OVLO threshold, the controller shuts down, opening the dimming MOSFET. This isolates the LED load from the converter and the output capacitance. The voltage then discharges very slowly through the HSP and HSN pins until  $V_O$  drops below the lower threshold, where the process repeats. This looks like the LEDs are blinking at around 2 Hz. This mode can be escaped if the input voltage is reduced.

#### 8.3.11 Input Undervoltage Lockout (UVLO)

The nDIM pin is a dual-function input that features an accurate 1.24-V threshold with programmable hysteresis as shown in Figure 23. This pin functions as both the PWM dimming input for the LEDs and as a  $V_{IN}$  UVLO. When the pin voltage rises and exceeds the 1.24-V threshold, 23  $\mu$ A (typical) of current is driven out of the nDIM pin into the resistor divider providing programmable hysteresis.






Figure 23. UVLO Circuit

When using the nDIM pin for UVLO and PWM dimming concurrently, the UVLO circuit can have an extra series resistor to set the hysteresis. This allows the standard resistor divider to have smaller resistor values minimizing PWM delays due to a pulldown MOSFET at the nDIM pin (see *PWM Dimming* section). In general, at least 3 V of hysteresis is preferable when PWM dimming, if operating near the UVLO threshold.

The turnon threshold (V<sub>TURN-ON</sub>) is defined using Equation 26.

$$V_{\text{TURN GN}} = 1.24 \text{V} \times \left( \frac{R_{\text{UV}1} + R_{\text{UV}2}}{R_{\text{UV}1}} \right)$$
 (26)

The hysteresis (V<sub>HYS</sub>) is defined as follows:

#### 8.3.11.1 UVLO Only

$$V_{HYS} = 23 \,\mu A \, x \, R_{UV2}$$
 (27)

#### 8.3.11.2 PWM Dimming and UVLO

$$V_{HYS} = 23 \,\mu A \, x \left( R_{UV2} + \frac{R_{UVH} \, x \left( R_{UV1} + R_{UV2} \right)}{R_{UV1}} \right) \tag{28}$$

When zero current shutdown and UVLO are implemented together, the EN pin can be used to escape UVLO. The nDIM pin pulls up to  $V_{IN}$  when EN is pulled low. Therefore, if  $V_{IN}$  is within the UVLO hysteretic window when EN is pulled high again, the controller starts-up even though  $V_{TURN-ON}$  is not exceeded.

### 8.3.12 PWM Dimming

The active low nDIM pin can be driven with a PWM signal which controls the main N-channel FET and the dimming FET (dimFET). The brightness of the LEDs can be varied by modulating the duty cycle of this signal. LED brightness is approximately proportional to the PWM signal duty cycle, (that is, 30% duty cycle equals approximately 30% LED brightness). This function can be ignored if PWM dimming is not required by using nDIM solely as a  $V_{IN}$  UVLO input as described in *Input Undervoltage Lockout (UVLO)* or by tying it directly to  $V_{CC}$  or  $V_{IN}$ .




Figure 24. PWM Dimming Circuit

#### STOPPED DD EDITING HERELM3421 and LM3423

Figure 24 shows how the PWM signal is applied to nDIM:

- 1. Connect the dimming MOSFET  $(Q_{DIM})$  with the drain to the nDIM pin and the source to AGND. Apply an external logic-level PWM signal to the gate of  $Q_{DIM}$ .
- 2. Connect the anode of a Schottky diode (D<sub>DIM</sub>) to the nDIM pin. Apply an inverted external logic-level PWM signal to the cathode of the same diode.

The DDRV pin is a PWM output that follows the nDIM PWM input signal. When the nDIM pin rises, the DDRV pin rises and the PWM latch reset signal is removed allowing the main MOSFET Q1 to turn on at the beginning of the next clock set pulse. In boost and buck-boost topologies, the DDRV pin is used to control a N-channel MOSFET placed in series with the LED load, while it would control a P-channel MOSFET in parallel with the load for a buck topology.

The series dimFET opens the LED load, when nDIM is low, effectively speeding up the rise and fall times of the LED current. Without any dimFET, the rise and fall times are limited by the inductor slew rate and dimming frequencies above 1 kHz are impractical. Using the series dimFET, dimming frequencies up to 30 kHz are achievable. With a parallel dimFET (buck topology), even higher dimming frequencies are achievable.

When using the PWM functionality in a boost regulator, the PWM signal can drive a ground referenced FET. However, with buck-boost and buck topologies, level shifting circuitry is necessary to translate the PWM dim signal to the floating dimFET as shown in Figure 25 and Figure 26. If high side dimming is necessary in a boost regulator using the LM3423, level shifting can be added providing the polarity inverting DPOL pin is pulled low (see LM3423 Only: DPOL, FLT, TIMR, and LRDY section) as shown in Figure 27.

When using a series dimFET to PWM dim the LED current, more output capacitance is always better. Typical applications use a minimum of 40  $\mu$ F for PWM dimming. For most applications, a capacitance of 40  $\mu$ F provides adequate energy storage at the output when the dimFET turns off and opens the LED load. Then when the dimFET is turned back on, the capacitance helps source current into the load, improving the LED current rise time.

A minimum on-time must be maintained in order for PWM dimming to operate in the linear region of its transfer function. Because the controller is disabled during dimming, the PWM pulse must be long enough such that the energy intercepted from the input is greater than or equal to the energy being put into the LEDs. For boost and buck-boost regulators, the minimum dimming pulse length in seconds (tpulse) is:

$$t_{PULSE} = \frac{2 \times I_{LED} \times V_O \times L1}{V_{IN}^2}$$
(29)

Even maintaining a dimming pulse greater than t<sub>PULSE</sub>, preserving linearity at low dimming duty cycles is difficult.



The second helpful modification is to remove the  $C_{FS}$  capacitor and  $R_{FS}$  resistor, eliminating the high-frequency compensation pole. Typically, this does not affect stability, but it speeds up the response of the CSH pin, specifically at the rising edge of the LED current when PWM dimming, thus improving the achievable linearity at low dimming duty cycles.




Figure 25. Buck-boost Level-Shifted PWM Circuit




Figure 26. Buck Level-Shifted PWM Circuit




Figure 27. Boost Level-Shifted PWM Circuit

Copyright © 2008–2019, Texas Instruments Incorporated



## 8.3.13 LM3423 Only: DPOL, FLT, TIMR, and LRDY

The LM3423 has four additional pins: DPOL, FLT, TIMR, and LRDY. The DPOL pin is simply used to invert the DDRV polarity . If DPOL is left open, then it is internally pulled high and the polarity is correct for driving a series N-channel dimFET. If DPOL is pulled low then the polarity is correct for using a series P-channel dimFET in high-side dimming applications. For a parallel P-channel dimFET, as used in the buck topology, leave DPOL open for proper polarity.

The additional TIMR and FLT pins can be used in conjunction with an input disconnect MOSFET switch as shown in Figure 28 to protect the module from various fault conditions.

A fault is detected and an 11.5  $\mu$ A (typical) current is sourced from the TIMR pin whenever any one of the following conditions exists.

- LED current is above regulation by more than 30%.
- OVLO has engaged.
- Thermal shutdown has engaged.

An external capacitor (C<sub>TMR</sub>) from TIMR to AGND programs the fault filter time as follows:

$$C_{TMR} = \frac{t_{FLT} \times 11.5 \,\mu\text{A}}{1.24\text{V}} \tag{30}$$

When the voltage on the TIMR pin reaches 1.24 V, the device is latched off and the N-channel MOSFET opendrain FLT pin transitions to a high impedance state. The controller immediatly pulls the TIMR pin to ground (resets) if the fault condition is removed at any point during the filter period. Otherwise, if the timer expires, the fault remains latched until one of these situations occurs:

- The EN pin is pulled low long enough for the V<sub>CC</sub> pin to drop below 4.1 V (approximately 200 ms) or
- · the TIMR pin is pulled to ground or
- · a complete power cycle occurs

When using the EN and OVP pins in conjunction with the RPD pulldown pin, a race condition exists when exiting the disabled (EN low) state. When disabled, controller pulls up the OVP pin to the output voltage because the RPD pulldown is disabled, and this appears as if it is a real OVLO condition. The timer pin immediately rises and latches the controller to the fault state. To protect against this behavior, a minimum timer capacitor ( $C_{TMR} = 220$  pF) should be used. If fault latching is not required, short the TMR pin to AGND, which disables the FLT flag function.

The LM3423 also includes an LED Ready (LRDY) flag to notify the system that the LEDs are in proper regulation. The N-channel MOSFET open-drain LRDY pin is pulled low whenever any of the following conditions are met:

- 1. V<sub>CC</sub> UVLO has engaged.
- 2. LED current is below regulation by more than 20%.
- 3. LED current is above regulation by more than 30%.
- 4. Overvoltage protection has engaged
- 5. Thermal shutdown has engaged.
- 6. A fault has latched the device off.

The LRDY pin is pulled low during start-up of the device and remains low until the LED current is in regulation.






Figure 28. Fault Detection and LED Status Circuit



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Inductor

The inductor (L1) is the main energy storage device in a switching regulator. Depending on the topology, energy is stored in the inductor and transfered to the load in different ways (as an example, buck-boost operation is detailed in the *Current Regulators* section). The size of the inductor, the voltage across it, and the length of the switching subinterval ( $t_{ON}$  or  $t_{OFF}$ ) determines the inductor current ripple ( $\Delta i_{L-PP}$ ). In the design process, L1 is chosen to provide a desired  $\Delta i_{L-PP}$ . For a buck regulator the inductor has a direct connection to the load, which is good for a current regulator. This requires little to no output capacitance therefore  $\Delta i_{L-PP}$  is basically equal to the LED ripple current  $\Delta i_{LED-PP}$ . However, for boost and buck-boost regulators, there is always an output capacitor which reduces  $\Delta i_{LED-PP}$ ; therefore, the inductor ripple can be larger than in the buck regulator case where output capacitance is minimal or completely absent.

In general,  $\Delta i_{LED-PP}$  is recommended by manufacturers to be less than 40% of the average LED current ( $I_{LED}$ ). Therefore, for the buck regulator with no output capacitance,  $\Delta i_{L-PP}$  should also be less than 40% of  $I_{LED}$ . For the boost and buck-boost topologies,  $\Delta i_{L-PP}$  can be much higher depending on the output capacitance value. However,  $\Delta i_{L-PP}$  is suggested to be less than 100% of the average inductor current ( $I_L$ ) to limit the RMS inductor current.

L1 is also suggested to have an RMS current rating at least 25% higher than the calculated minimum allowable RMS inductor current (I<sub>I\_RMS</sub>).

#### 9.1.2 LED Dynamic Resistance

When the load is a string of LEDs, the output load resistance is the LED string dynamic resistance plus  $R_{SNS}$ . LEDs are PN junction diodes, and their dynamic resistance shifts as their forward current changes. Dividing the forward voltage of a single LED ( $V_{LED}$ ) by the forward current ( $I_{LED}$ ) leads to an incorrect calculation of the dynamic resistance of a single LED ( $I_{LED}$ ). The result can be 5 to 10 times higher than the true  $I_{LED}$  value.




Figure 29. Dynamic Resistance

Obtaining  $r_{LED}$  is accomplished by referring to the manufacturer's LED I-V characteristic. It can be calculated as the slope at the nominal operating point as shown in Figure 29. For any application with more than 2 series LEDs,  $R_{SNS}$  can be neglected allowing  $r_D$  to be approximated as the number of LEDs multiplied by  $r_{LED}$ .

Submit Documentation Feedback

Copyright © 2008–2019, Texas Instruments Incorporated



### Application Information (continued)

#### 9.1.3 Output Capacitor

For boost and buck-boost regulators, the output capacitor (C<sub>O</sub>) provides energy to the load when the recirculating diode (D1) is reverse biased during the first switching subinterval. An output capacitor in a buck topology simplys reduce the LED current ripple ( $\Delta i_{1-PP}$ ) below the inductor current ripple ( $\Delta i_{1-PP}$ ). In all cases,  $C_O$  is sized to provide a desired  $\Delta i_{I,ED,PP}$ . As mentioned in the *Inductor* section,  $\Delta i_{I,ED,PP}$  is recommended by manufacturers to be less than 40% of the average LED current (I<sub>LED</sub>).

Co should be carefully chosen to account for derating due to temperature and operating voltage. It must also have the necessary RMS current rating. Ceramic capacitors are the best choice due to their high ripple current rating, long lifetime, and good temperature performance. An X7R dieletric rating is suggested.

### 9.1.4 Input Capacitors

The input capacitance (CIN) provides energy during the discontinuous portions of the switching period. For buck and buck-boost regulators,  $C_{IN}$  provides energy during  $t_{ON}$  and during  $t_{OFF}$ , the input voltage source charges up  $C_{IN}$  with the average input current ( $I_{IN}$ ). For boost regulators,  $C_{IN}$  only needs to provide the ripple current due to the direct connection to the inductor.  $C_{IN}$  is selected given the maximum input voltage ripple ( $\Delta v_{IN-PP}$ ) which can be tolerated.  $\Delta v_{IN-PP}$  is suggested to be less than 10% of the input voltage ( $V_{IN}$ ).

An input capacitance at least 100% greater than the calculated C<sub>IN</sub> value is recommended to account for derating due to temperature and operating voltage. When PWM dimming, even more capacitance can be helpful to minimize the large current draw from the input voltage source during the rising transition of the LED current waveform.

The chosen input capacitors must also have the necessary RMS current rating. Ceramic capacitors are again the best choice due to their high ripple current rating, long lifetime, and good temperature performance. An X7R dielectric rating is suggested.

For most applications, TI recommends bypassing the V<sub>IN</sub> pin with an 0.1 µF ceramic capacitor placed as close as possible to the pin. In situations where the bulk input capacitance may be far from the controller, a 10-Ω series resistor can be placed between the bulk input capacitance and the bypass capacitor, creating a 150-kHz filter to eliminate undesired high-frequency noise.

#### 9.1.5 Main MOSFET / Dimming MOSFET

The controller requires an external N-channel FET (Q1) as the main power MOSFET for the switching regulator. TI recommends Q1 have a voltage rating at least 15% higher than the maximum transistor voltage to ensure safe operation during the ringing of the switch node. In practice, all switching regulators have some ringing at the switch node due to the diode parasitic capacitance and the lead inductance. TI recommends the current rating be at least 10% higher than the average transistor current. The power rating is then verified by calculating the power loss given the RMS transistor current and the N-channel FET on-resistance (R<sub>DS-ON</sub>).

When PWM dimming, the controller requires another MOSFET (Q2) placed in series (or parallel for a buck regulator) with the LED load. This MOSFET should have a voltage rating greater than the output voltage (V<sub>O</sub>) and a current rating at least 10% higher than the nominal LED current (I<sub>LED</sub>). The power rating is simply R<sub>DS-ON</sub> multiplied by I<sub>LED</sub>, assuming 100% dimming duty cycle (continuous operation) occurs.

For most applications, choose an N-channel FET that minimizes total gate charge (Q<sub>n</sub>) when f<sub>SW</sub> is high. It that is not possible. minimize the on-resistance R<sub>DS(on)</sub> to minimize the dominant power losses in the system. Frequently, higher current N-channel FETs in larger packages yield better thermal performance.

#### 9.1.6 Re-Circulating Diode

The controller requires a recirculating diode (D1) to carry the inductor current during the off time (t<sub>OFF</sub>). The most efficient choice for D1 is a Schottky diode due to low forward voltage drop and near-zero reverse recovery time. Similar to Q1, TI recommends D1 have a voltage rating at least 15% higher than the maximum transistor voltage to ensure safe operation during the ringing of the switch node and a current rating at least 10% higher than the average diode current. The power rating is verified by calculating the power loss through the diode. This is accomplished by checking the typical diode forward voltage from the I-V curve on the product data sheet and multiplying by the average diode current. In general, higher current diodes have a lower forward voltage and come in better performing packages minimizing both power losses and temperature rise.

Copyright © 2008-2019, Texas Instruments Incorporated



### Application Information (continued)

#### 9.1.7 Boost Inrush Current

When configured as a boost converter, there is a phantom power path comprised of the inductor, the output diode, and the output capacitor. This path causes two things to happen when power is applied:

- 1. a very large inrush of current to charge the output capacitor
- 2. the energy stored in the inductor during this inrush collects in the output capacitor, charging it to a higher potential than the input voltage

Depending on the state of the EN pin, the output capacitor discharges by:

- 1. EN < 1.3 V: no discharge path (leakage only).
- 2. EN > 1.3 V, the OVP divider resistor path, if present, and 10 μA into each of the HSP & HSN pins.

In applications using the OVP divider and with EN > 1.3 V, the output capacitor voltage can charge higher than  $V_{\text{TURN-OFF}}$ . In this situation, the FLT pin (LM3423 only) is open and the PWM dimming MOSFET is turned off. This condition (the system appearing disabled) can persist for an undesirably long time. Possible solutions to this condition include:

- Add an inrush diode from V<sub>IN</sub> to the output as shown in Figure 30.
- Add an NTC thermistor in series with the input to prevent the inrush from overcharging the output capacitor too high.
- Use a current limited source supply.
- · Raise the OVP threshold.




Figure 30. Boost Topology with Inrush Diode

#### 9.1.8 Switching Frequency

An external resistor ( $R_T$ ) connected between the RCT pin and the switch node (where D1, Q1, and L1 connect), in combination with a capacitor ( $C_T$ ) between the RCT and AGND pins, sets the off-time ( $t_{OFF}$ ) as shown in Figure 31. For boost and buck-boost topologies, the  $V_{IN}$  proportionality ensures a virtually constant switching frequency ( $f_{SW}$ ).

For a buck topology,  $R_T$  and  $C_T$  are also used to set  $t_{OFF}$ , however the iinput voltage  $(V_{IN})$  proportionality does not ensure a constant switching frequency. Instead, constant ripple operation can be achieved. Changing the connection of  $R_T$  in Figure 31 from  $V_{SW}$  to  $V_{IN}$  provides a constant ripple over varying  $V_{IN}$ . Adding a PNP transistor as shown in Figure 32 provides constant ripple over varying  $V_O$ .

The switching frequency is defined:

#### Buck (Constant Ripple vs. V<sub>IN</sub>)

$$f_{SW} = \frac{25 \times \left(V_{IN} - V_{O}\right)}{R_{T} \times C_{T} \times V_{IN}} \tag{31}$$

### Buck (Constant Ripple vs. Vo)

$$f_{SW} = \frac{25 \times (V_{IN} \times V_O - V_O^2)}{R_T \times C_T \times V_{IN}^2}$$
(32)

#### **Boost and Buck-boost**

Submit Documentation Feedback


Copyright © 2008–2019, Texas Instruments Incorporated



## **Application Information (continued)**

$$f_{SW} = \frac{25}{R_T \times C_T} \tag{33}$$

For all topologies, the  $C_T$  capacitor is recommended to be 1 nF and should be located very close to the LM34xx-Q1.






Figure 31. Off-timer Circuitry for Boost and Buckboost Regulators

Figure 32. Off-timer Circuitry for Buck Regulators



# 9.2 Typical Applications

# 9.2.1 Basic Topology Schematics




Figure 33. Boost Regulator  $(V_{IN} < V_O)$ 






Figure 34. Buck Regulator  $(V_{IN} > V_O)$ 






Figure 35. Buck-Boost Regulator



#### 9.2.1.1 Design Requirements

Number of series LEDs: N

Single LED forward voltage:  $V_{LED}$ Single LED dynamic resistance:  $r_{LED}$ 

Nominal input voltage: VIN

Input voltage range: V<sub>IN-MAX</sub>, V<sub>IN-MIN</sub>

Switching frequency:  $f_{SW}$  Current sense voltage:  $V_{SNS}$  Average LED current:  $I_{LED}$  Inductor current ripple:  $\Delta i_{L-PP}$  LED current ripple:  $\Delta i_{LED-PP}$  Peak current limit:  $I_{LIM}$  Input voltage ripple:  $\Delta v_{IN-PP}$ 

Output OVLO characteristics: V<sub>TURN-OFF</sub>, V<sub>HYSO</sub> Input UVLO characteristics: V<sub>TURN-ON</sub>, V<sub>HYS</sub>

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Operating Point

Given the number of series LEDs (N), the forward voltage ( $V_{LED}$ ) and dynamic resistance ( $r_{LED}$ ) for a single LED, solve for the nominal output voltage ( $V_O$ ) and the nominal LED string dynamic resistance ( $r_D$ ):

$$V_{O} = N \times V_{LED}$$
(34)

$$r_{D} = N \times r_{LED} \tag{35}$$

Solve for the ideal nominal duty cycle (D):

Buck:

$$D = \frac{V_O}{V_{IN}} \tag{36}$$

Boost:

$$D = \frac{V_O - V_{IN}}{V_O} \tag{37}$$

**Buck-Boost:** 

$$D = \frac{V_O}{V_O + V_{IN}} \tag{38}$$

Using the same equations, find the minimum duty cycle ( $D_{MIN}$ ) using maximum input voltage ( $V_{IN-MAX}$ ) and the maximum duty cycle ( $D_{MAX}$ ) using the minimum input voltage ( $V_{IN-MIN}$ ). Also, remember that D' = 1 - D.

#### 9.2.1.2.2 Switching Frequency

Set the switching frequency (f<sub>SW</sub>) by assuming a C<sub>T</sub> value of 1 nF and solving for R<sub>T</sub>:

Buck (Constant Ripple vs. VIN)



$$R_{T} = \frac{25 \times \left(V_{IN} - V_{O}\right)}{f_{SW} \times C_{T} \times V_{IN}}$$
(39)

Buck (Constant Ripple vs. Vo)

$$R_{T} = \frac{25 \times (V_{IN} \times V_{O} - V_{O}^{2})}{f_{SW} \times C_{T} \times V_{IN}^{2}}$$
(40)

Boost and Buck-Boost

$$R_{T} = \frac{25}{f_{SW} \times C_{T}} \tag{41}$$

#### 9.2.1.2.3 Average LED Current

For all topologies, set the average LED current ( $I_{LED}$ ) knowing the desired current sense voltage ( $V_{SNS}$ ) and solving for  $R_{SNS}$ :

$$R_{SNS} = \frac{V_{SNS}}{I_{LED}} \tag{42}$$

If the calculated  $R_{SNS}$  is too far from a desired standard value, then  $V_{SNS}$  requires adjustment to obtain a standard value.

Setup the suggested signal current of 100  $\mu$ A by assuming R<sub>CSH</sub> = 12.4 k $\Omega$  and solving for R<sub>HSP</sub>:

$$R_{HSP} = \frac{I_{LED} \times R_{CSH} \times R_{SNS}}{1.24V}$$
(43)

If the calculated  $R_{HSP}$  is too far from a desired standard value, then  $R_{CSH}$  can be adjusted to obtain a standard value.

#### 9.2.1.2.4 Inductor Ripple Current

Set the nominal inductor ripple current ( $\Delta i_{L-PP}$ ) by solving for the appropriate inductor (L1):

**Buck** 

$$L1 = \frac{(V_{IN} - V_{O}) \times D}{\Delta i_{L-PP} \times f_{SW}}$$
(44)

**Boost and Buck-Boost** 

$$L1 = \frac{V_{IN} \times D}{\Delta i_{L-PP} \times f_{SW}}$$
(45)

To set the worst case inductor ripple current, use  $V_{IN-MAX}$  and  $D_{MIN}$  when solving for L1.

The minimum allowable inductor RMS current rating (I<sub>L-RMS</sub>) can be calculated as:

Buck

$$I_{L-RMS} = I_{LED} \times \sqrt{1 + \frac{1}{12} \times \left(\frac{\Delta I_{L-PP}}{I_{LED}}\right)^2}$$
(46)

Boost and Buck-Boost

$$I_{L-RMS} = \frac{I_{LED}}{D'} \times \sqrt{1 + \frac{1}{12} \times \left(\frac{\Delta I_{L-PP} \times D'}{I_{LED}}\right)^2}$$
(47)



#### 9.2.1.2.5 LED Ripple Current

Set the nominal LED ripple current ( $\Delta i_{LED-PP}$ ), by solving for the output capacitance ( $C_O$ ):

**Buck** 

$$C_{O} = \frac{\Delta i_{L-PP}}{8 \times f_{SW} \times r_{D} \times \Delta i_{LED-PP}}$$
(48)

Boost and Buck-boost

$$C_{O} = \frac{I_{LED} \times D}{r_{D} \times \Delta i_{LED-PP} \times f_{SW}}$$
(49)

To set the worst case LED ripple current, use  $D_{MAX}$  when solving for  $C_O$ . Remember, when PWM dimming, TI recommends using a minimum of 40  $\mu$ F of output capacitance to improve performance.

The minimum allowable RMS output capacitor current rating (I<sub>CO-RMS</sub>) can be approximated:

**Buck** 

$$I_{CO-RMS} = \frac{\Delta I_{LED-PP}}{\sqrt{12}} \tag{50}$$

Boost and Buck-boost

$$I_{\text{CO-RMS}} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}}$$
(51)

#### 9.2.1.2.6 Peak Current Limit

Set the peak current limit (I<sub>LIM</sub>) by solving for the transistor path sense resistor (R<sub>LIM</sub>):

$$R_{LIM} = \frac{245 \text{ mV}}{I_{LIM}} \tag{52}$$

#### 9.2.1.2.7 Loop Compensation

Using a simple first order peak current mode control model, neglecting any output capacitor ESR dynamics, the necessary loop compensation can be determined.

First, the uncompensated loop gain (T<sub>II</sub>) of the regulator can be approximated:

Buck

$$T_{U} = T_{U0} \times \frac{1}{\left(1 + \frac{s}{\omega_{P1}}\right)}$$

$$(53)$$

**Boost and Buck-Boost** 

$$T_{U} = T_{U0} \times \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right)}$$
(54)

Where the pole  $(\omega_{P1})$  is approximated:

**Buck** 

$$\omega_{P1} = \frac{1}{r_D \times C_O} \tag{55}$$



**Boost** 

$$\omega_{\rm P1} = \frac{2}{\rm r_D \times C_O} \tag{56}$$

**Buck-Boost** 

$$\omega_{P1} = \frac{1+D}{r_D \times C_O} \tag{57}$$

And the RHP zero  $(\omega_{71})$  is approximated:

**Boost** 

$$\omega_{Z1} = \frac{r_D \times D'^2}{L1} \tag{58}$$

**Buck-Boost** 

$$\omega_{Z1} = \frac{r_D \times D'^2}{D \times L1} \tag{59}$$

And the uncompensated DC loop gain  $(T_{U0})$  is approximated:

**Buck** 

$$T_{U0} = \frac{500 \text{V x R}_{CSH} \text{ x R}_{SNS}}{R_{HSP} \text{ x R}_{LIM}} = \frac{620 \text{V}}{I_{LED} \text{ x R}_{LIM}}$$
(60)

**Boost** 

$$T_{U0} = \frac{D' \times 500V \times R_{CSH} \times R_{SNS}}{2 \times R_{HSP} \times R_{LIM}} = \frac{D' \times 310V}{I_{LED} \times R_{LIM}}$$
(61)

**Buck-Boost** 

$$T_{U0} = \frac{D'x \, 500V \, x \, R_{CSH} \, x \, R_{SNS}}{(1+D) \, x \, R_{HSP} \, x \, R_{LIM}} = \frac{D' \, x \, 620V}{(1+D) \, x \, I_{LED} \, x \, R_{LIM}}$$
(62)

For all topologies, the primary method of compensation is to place a low frequency dominant pole ( $\omega_{P2}$ ), which ensures that there is ample phase margin at the crossover frequency. This is accomplished by placing a capacitor ( $C_{CMP}$ ) from the COMP pin to AGND, which is calculated according to the lower value of the pole and the RHP zero of the system (shown as a minimizing function):

$$\omega_{P2} = \frac{\min(\omega_{P1}, \omega_{Z1})}{5 \times T_{U0}}$$
(63)

$$C_{CMP} = \frac{1}{\omega_{P2} \times 5 \times 10^6}$$
 (64)

If analog dimming is used, C<sub>CMP</sub> should be approximately 4x larger to maintain stability as the LEDs are dimmed to zero

A high-frequency compensation pole ( $\omega_{P3}$ ) can be used to attenuate switching noise and provide better gain margin. Assuming  $R_{FS}$  = 10  $\Omega$ ,  $C_{FS}$  is calculated according to the higher value of the pole and the RHP zero of the system (shown as a maximizing function):

$$\omega_{P3} = \max(\omega_{P1}, \omega_{Z1}) \times 10 \tag{65}$$

$$C_{FS} = \frac{1}{10 \times \omega_{P3}} \tag{66}$$

The total system loop gain (T) can then be written as:



**Buck** 

$$T = T_{U0} x \frac{1}{\left(1 + \frac{s}{\omega_{P1}}\right) x \left(1 + \frac{s}{\omega_{P2}}\right) x \left(1 + \frac{s}{\omega_{P3}}\right)}$$
(67)

Boost and Buck-Boost

$$T = T_{U0} \times \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right) \times \left(1 + \frac{s}{\omega_{P2}}\right) \times \left(1 + \frac{s}{\omega_{P3}}\right)}$$
(68)

#### 9.2.1.2.8 Input Capacitance

Set the nominal input voltage ripple ( $\Delta v_{IN-PP}$ ) by solving for the required capacitance ( $C_{IN}$ ):

**Buck** 

$$C_{IN} = \frac{I_{LED} \times (1 - D) \times D}{\Delta V_{IN-PP} \times f_{SW}}$$
(69)

**Boost** 

$$C_{IN} = \frac{\Delta i_{L-PP}}{8 \times \Delta V_{IN-PP} \times f_{SW}}$$
(70)

**Buck-Boost** 

$$C_{IN} = \frac{I_{LED} \times D}{\Delta V_{IN-PP} \times f_{SW}}$$
(71)

Use  $D_{MAX}$  to set the worst case input voltage ripple, when solving for  $C_{IN}$  in a buck-boost regulator and  $D_{MID} = 0.5$  when solving for  $C_{IN}$  in a buck regulator.

The minimum allowable RMS input current rating (I<sub>CIN-RMS</sub>) can be approximated:

**Buck** 

$$I_{\text{CIN-RMS}} = I_{\text{LED}} \times \sqrt{D_{\text{MID}} \times (1 - D_{\text{MID}})}$$
(72)

**Boost** 

$$I_{\text{CIN-RMS}} = \frac{\Delta i_{\text{L-PP}}}{\sqrt{12}} \tag{73}$$

**Buck-Boost** 

$$I_{CIN-RMS} = I_{LED} \times \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}}$$
(74)

#### 9.2.1.2.9 N-channel FET

The N-channel FET voltage rating should be at least 15% higher than the maximum N-channel FET drain-to-source voltage ( $V_{T-MAX}$ ):

Buck

$$V_{T-MAX} = V_{IN-MAX} \tag{75}$$

**Boost** 



$$V_{T-MAX} = V_{O} \tag{76}$$

**Buck-Boost** 

$$V_{T-MAX} = V_{IN-MAX} + V_{O}$$

$$(77)$$

The current rating should be at least 10% higher than the maximum average N-channel FET current ( $I_{T-MAX}$ ):

**Buck** 

$$I_{T-MAX} = D_{MAX} \times I_{LED}$$
 (78)

**Boost and Buck-Boost** 

$$I_{T-MAX} = \frac{D_{MAX}}{1 - D_{MAX}} \times I_{LEC}$$
(79)

Approximate the nominal RMS transistor current (I<sub>T-RMS</sub>):

**Buck** 

$$I_{\text{T-RMS}} = I_{\text{LED}} \times \sqrt{D}$$
 (80)

#### 9.2.1.2.9.1 Boost and Buck-Boost

$$I_{T-RMS} = \frac{I_{LED}}{D'} \times \sqrt{D}$$
(81)

Given an N-channel FET with on-resistance (R<sub>DS-ON</sub>), solve for the nominal power dissipation (P<sub>T</sub>):

$$P_{T} = I_{T-RMS}^{2} \times R_{DSON}$$
(82)

#### 9.2.1.2.10 Diode

The Schottky diode voltage rating should be at least 15% higher than the maximum blocking voltage (V<sub>RD-MAX</sub>):

**Buck** 

$$V_{RD-MAX} = V_{IN-MAX}$$
(83)

**Boost** 

$$V_{RD-MAX} = V_{O}$$
(84)

**Buck-Boost** 

$$V_{RD-MAX} = V_{IN-MAX} + V_{O}$$
(85)

The current rating should be at least 10% higher than the maximum average diode current (I<sub>D-MAX</sub>):

**Buck** 

$$I_{D-MAX} = (1 - D_{MIN}) \times I_{LED}$$
(86)

**Boost and Buck-Boost** 

$$I_{D-MAX} = I_{LED}$$
(87)

Replace  $D_{MAX}$  with D in the  $I_{D-MAX}$  equation to solve for the average diode current ( $I_D$ ). Given a diode with forward voltage ( $V_{FD}$ ), solve for the nominal power dissipation ( $P_D$ ):

$$P_{D} = I_{D} \times V_{FD} \tag{88}$$

40



#### 9.2.1.2.11 Output OVLO

For boost and buck-boost regulators, output OVLO is programmed with the turn-off threshold voltage ( $V_{TURN-OFF}$ ) and the desired hysteresis ( $V_{HYSO}$ ). To set  $V_{HYSO}$ , solve for  $R_{OV2}$ :

$$R_{OV2} = \frac{V_{HYSO}}{23 \,\mu\text{A}} \tag{89}$$

To set V<sub>TURN-OFF</sub>, solve for R<sub>OV1</sub>:

**Boost** 

$$R_{OV1} = \frac{1.24 \text{V x R}_{OV2}}{V_{\text{TURN-OFF}} - 1.24 \text{V}}$$
(90)

**Buck-Boost** 

$$R_{OV1} = \frac{1.24 \text{V x R}_{OV2}}{V_{\text{TURN-OFF}} - 620 \text{ mV}}$$
(91)

A small filter capacitor ( $C_{OVP} = 47 \text{ pF}$ ) should be added from the OVP pin to ground to reduce coupled switching noise.

#### 9.2.1.2.12 Input UVLO

For all topologies, input UVLO is programmed with the turnon threshold voltage ( $V_{TURN-ON}$ ) and the desired hysteresis ( $V_{HYS}$ ).

**Method 1:** If no PWM dimming is required, a two resistor network can be used. To set V<sub>HYS</sub>, solve for R<sub>UV2</sub>:

$$R_{UV2} = \frac{V_{HYS}}{23\,\mu\text{A}} \tag{92}$$

To set V<sub>TURN-ON</sub>, solve for R<sub>UV1</sub>:

$$R_{UV1} = \frac{1.24 \text{V x R}_{UV2}}{V_{TURN-ON} - 1.24 \text{V}}$$
(93)

**Method 2:** If PWM dimming is required, a three resistor network is suggested. To set  $V_{TURN-ON}$ , assume  $R_{UV2} = 10 \text{ k}\Omega$  and solve for  $R_{UV1}$  as in Method 1. To set  $V_{HYS}$ , solve for  $R_{UVH}$ :

$$R_{UVH} = \frac{R_{UV1} \times (V_{HYS} - 23 \,\mu\text{A} \times R_{UV2})}{23 \,\mu\text{A} \times (R_{UV1} + R_{UV2})}$$
(94)

#### 9.2.1.2.13 PWM Dimming Method

PWM dimming can be performed several ways:

**Method 1:** Connect the dimming MOSFET ( $Q_3$ ) with the drain to the nDIM pin and the source to AGND. Apply an external PWM signal to the gate of  $Q_{DIM}$ . A pulldown resistor may be necessary to properly turn off  $Q_3$ .

**Method 2:** Connect the anode of a Schottky diode to the nDIM pin. Apply an external inverted PWM signal to the cathode of the same diode.

The DDRV pin should be connected to the gate of the dimFET with or without level-shifting circuitry as described in the *PWM Dimming* section. The dimFET should be rated to handle the average LED current and the nominal output voltage.

#### 9.2.1.2.14 Analog Dimming Method

Analog dimming can be performed several ways:

**Method 1:** Place a potentiometer in series with the R<sub>CSH</sub> resistor to dim the LED current from the nominal I<sub>LED</sub> to near zero.



**Method 2:** Connect a controlled current source as detailed in the *Analog Dimming* section to the CSH pin. Increasing the current sourced into the CSH node decreases the LEDs from the nominal  $I_{LED}$  to zero current in the same manner as the thermal foldback circuit.



#### 9.2.2 LM3421 Buck-Boost Application




Figure 36. LM3421 Buck-Boost Application

### 9.2.2.1 Design Requirements

N = 6

 $V_{LED} = 3.5 V$ 

 $r_{LED} = 325 \text{ m}\Omega$ 

 $V_{IN} = 24 V$ 

 $V_{IN-MIN} = 10 \text{ V}$ 

 $V_{IN-MAX} = 70 V$ 

 $f_{SW} = 500 \text{ kHz}$ 

 $V_{SNS} = 100 \text{ mV}$ 

 $I_{LED} = 1 A$ 

 $\Delta i_{L-PP} = 700 \text{ mA}$ 

 $\Delta i_{LED-PP} = 12 \text{ mA}$ 

 $\Delta v_{\text{IN-PP}} = 100 \text{ mV}$ 



 $I_{LIM} = 6 A$ 

 $V_{TURN-ON} = 10 \text{ V}$ 

 $V_{HYS} = 3 V$ 

 $V_{TURN-OFF} = 40 \text{ V}$ 

 $V_{HYSO} = 10 \text{ V}$ 

### 9.2.2.2 Detailed Design Procedure

#### 9.2.2.2.1 Operating Point

Solve for V<sub>O</sub> and r<sub>D</sub>:

$$V_O = N \times V_{LED} = 6 \times 3.5 V = 21 V$$
 (95)

$$r_D = N \times r_{LED} = 6 \times 325 \text{ m}\Omega = 1.95\Omega$$
 (96)

Solve for D, D', D<sub>MAX</sub>, and D<sub>MIN</sub>:

$$D = \frac{V_O}{V_O + V_{IN}} = \frac{21V}{21V + 24V} = 0.467$$
(97)

$$D'=1-D=1-0.467=0.533$$
 (98)

$$D_{MIN} = \frac{V_O}{V_O + V_{IN-MAX}} = \frac{21V}{21V + 70V} = 0.231$$
(99)

$$D_{MAX} = \frac{V_O}{V_O + V_{IN-MIN}} = \frac{21V}{21V + 10V} = 0.677$$
(100)

### 9.2.2.2.2 Switching Frequency

Assume  $C_T = 1$  nF and solve for  $R_T$ :

$$R_{T} = \frac{25}{f_{SW} \times C_{T}} = \frac{25}{500 \text{ kHz} \times 1 \text{ nF}} = 50 \text{ k}\Omega$$
(101)

The closest standard resistor is 49.9 k $\Omega$ ; therefore,  $f_{SW}$  is:

$$f_{SW} = \frac{25}{R_T \times C_T} = \frac{25}{49.9 \text{ k}\Omega \times 1 \text{ nF}} = 501 \text{ kHz}$$
(102)

The chosen component from step 2 is:

$$C_T = 1 \text{ nF}$$

$$R_T = 49.9 \text{ k}\Omega$$
(103)

#### 9.2.2.2.3 Average LED Current

Solve for R<sub>SNS</sub>:

$$R_{SNS} = \frac{V_{SNS}}{I_{LED}} = \frac{100 \text{ mV}}{1 \text{A}} = 0.1\Omega$$
 (104)

Assume  $R_{CSH} = 12.4 \text{ k}\Omega$  and solve for  $R_{HSP}$ :

$$R_{HSP} = \frac{I_{LED} \times R_{CSH} \times R_{SNS}}{1.24 \text{V}} = \frac{1A \times 12.4 \text{ k}\Omega \times 0.1\Omega}{1.24 \text{V}} = 1.0 \text{ k}\Omega$$
(105)

4 Submit Documentation Feedback

Copyright © 2008–2019, Texas Instruments Incorporated



The closest standard resistor for  $R_{SNS}$  is actually 0.1  $\Omega$  and for  $R_{HSP}$  is actually 1  $k\Omega$ ; therefore,  $I_{LED}$  is:

$$I_{LED} = \frac{1.24 \text{V x R}_{HSP}}{\text{R}_{SNS} \text{ x R}_{CSH}} = \frac{1.24 \text{V x } 1.0 \text{ k}\Omega}{0.1\Omega \text{ x } 12.4 \text{ k}\Omega} = 1.0 \text{A}$$
(106)

The chosen components from step 3 are:

$$R_{SNS} = 0.1\Omega$$

$$R_{CSH} = 12.4 k\Omega$$

$$R_{HSP} = R_{HSN} = 1 \, k\Omega \tag{107}$$

#### 9.2.2.2.4 Inductor Ripple Current

Solve for L1:

$$L1 = \frac{V_{IN} \times D}{\Delta i_{L-PP} \times f_{SW}} = \frac{24V \times 0.467}{700 \text{ mA} \times 501 \text{ kHz}} = 32 \text{ }\mu\text{H}$$
(108)

The closest standard inductor is 33  $\mu$ H; therefore,  $\Delta i_{L-PP}$  is:

$$\Delta i_{L-PP} = \frac{V_{IN} \times D}{L1 \times f_{SW}} = \frac{24 V \times 0.467}{33 \,\mu\text{H} \times 501 \,\text{kHz}} = 678 \,\text{mA} \tag{109}$$

Determine minimum allowable RMS current rating:

$$I_{L-RMS} = \frac{I_{LED}}{D'} \times \sqrt{1 + \frac{1}{12} \times \left(\frac{\Delta i_{L-PP} \times D'}{I_{LED}}\right)^2}$$

$$I_{L-RMS} = \frac{1A}{0.533} \times \sqrt{1 + \frac{1}{12} \times \left(\frac{678 \text{ mA} \times 0.533}{1A}\right)^2} = 1.89A$$
(110)

The chosen component from step 4 is:

$$L1 = 33 \,\mu\text{H} \tag{111}$$

#### 9.2.2.2.5 Output Capacitance

Solve for Co:

$$C_{O} = \frac{I_{LED} \times D}{r_{D} \times \Delta i_{LED-PP} \times f_{SW}}$$

$$C_{\rm O} = \frac{1\text{A} \times 0.467}{1.95\Omega \times 12 \text{ mA} \times 501 \text{ kHz}} = 39.8 \,\mu\text{F}$$
 (112)

The closest capacitance totals 40  $\mu F$ ; therefore,  $\Delta i_{LED\text{-}PP}$  is:

$$\Delta i_{\text{LED-PP}} = \frac{I_{\text{LED}} \times D}{r_{\text{D}} \times C_{\text{O}} \times f_{\text{SW}}}$$

$$\Delta i_{LED-PP} = \frac{1A \times 0.467}{1.95\Omega \times 40 \,\mu\text{F} \times 501 \text{ kHz}} = 12 \text{ mA}$$
(113)

Determine minimum allowable RMS current rating:



$$I_{\text{CO-RMS}} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}} = 1A \times \sqrt{\frac{0.677}{1 - 0.677}} = 1.45A$$
(114)

The chosen components from step 5 are:

$$C_0 = 4 \times 10 \ \mu\text{F}$$
 (115)

#### 9.2.2.2.6 Peak Current Limit

Solve for R<sub>LIM</sub>:

$$R_{LIM} = \frac{245 \text{ mV}}{I_{LIM}} = \frac{245 \text{ mV}}{6A} = 0.041\Omega$$
 (116)

The closest standard resistor is 0.04  $\Omega$ ; therefore, I<sub>LIM</sub> is:

$$I_{LIM} = \frac{245 \text{ mV}}{R_{LIM}} = \frac{245 \text{ mV}}{0.04\Omega} = 6.13A \tag{117}$$

The chosen component from step 6 is:

$$R_{\text{LIM}} = 0.04\Omega$$

#### 9.2.2.2.7 Loop Compensation

 $\omega_{P1}$  is approximated:

$$\omega_{P1} = \frac{1+D}{r_D \times C_O} = \frac{1.467}{1.95\Omega \times 40 \,\mu\text{F}} = 19k \frac{\text{rad}}{\text{sec}}$$
(119)

 $\omega_{Z1}$  is approximated:

$$\omega_{Z1} = \frac{r_D \times D'^2}{D \times L1} = \frac{1.95 \Omega \times 0.533^2}{0.467 \times 33 \,\mu\text{H}} = 36 k \frac{\text{rad}}{\text{sec}}$$
(120)

T<sub>U0</sub> is approximated:

$$T_{U0} = \frac{D' \times 620V}{(1+D) \times I_{LED} \times R_{LIM}} = \frac{0.533 \times 620V}{1.467 \times 1A \times 0.04\Omega} = 5630$$
(121)

To ensure stability, calculate  $\omega_{P2}$ 

$$\omega_{P2} = \frac{\min(\omega_{P1}, \, \omega_{Z1})}{5 \, x \, T_{U0}} = \frac{\omega_{P1}}{5 \, x \, 5630} = \frac{19k \frac{\text{rad}}{\text{sec}}}{5 \, x \, 5630} = 0.675 \frac{\text{rad}}{\text{sec}}$$
(122)

Solve for C<sub>CMP</sub>:

$$C_{CMP} = \frac{1}{\omega_{P2} \times 5 \times 10^{6} \Omega} = \frac{1}{0.675 \frac{\text{rad}}{\text{sec}} \times 5 \times 10^{6} \Omega} = 0.3 \,\mu\text{F}$$
(123)

To attenuate switching noise, calculate ω<sub>P3</sub>:

$$\omega_{P3} = (\max \omega_{P1}, \omega_{Z1}) \times 10 = \omega_{Z1} \times 10$$

$$\omega_{P3} = 36k \frac{\text{rad}}{\text{sec}} \times 10 = 360k \frac{\text{rad}}{\text{sec}}$$
(124)

Assume  $R_{FS} = 10 \Omega$  and solve for  $C_{FS}$ :

46



$$C_{FS} = \frac{1}{10\Omega \times \omega_{P3}} = \frac{1}{10\Omega \times 360 \text{k} \frac{\text{rad}}{\text{sec}}} = 0.28 \,\mu\text{F}$$
(125)

The chosen components from step 7 are:

$$\begin{bmatrix} C_{\text{CMP}} = 0.33 \,\mu\text{F} \\ R_{\text{FS}} = 10\Omega \\ C_{\text{FS}} = 0.27 \mu\text{F} \end{bmatrix} \tag{126}$$

#### 9.2.2.2.8 Input Capacitance

Solve for the minimum C<sub>IN</sub>:

$$C_{IN} = \frac{I_{LED} \times D}{\Delta V_{IN-PP} \times f_{SW}} = \frac{1A \times 0.467}{100 \text{ mV} \times 504 \text{ kHz}} = 9.27 \,\mu\text{F}$$
(127)

To minimize power supply interaction a 200% larger capacitance of approximately 20  $\mu$ F is used, therefore the actual  $\Delta v_{\text{IN-PP}}$  is much lower. Because high voltage ceramic capacitor selection is limited, four 4.7- $\mu$ F X7R capacitors are chosen.

Determine minimum allowable RMS current rating:

$$I_{\text{IN-RMS}} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}} = 1A \times \sqrt{\frac{0.677}{1 - 0.677}} = 1.45A$$
(128)

The chosen components from step 8 are:

$$C_{IN} = 4 \times 4.7 \ \mu F$$
 (129)

#### 9.2.2.2.9 N-channel FET

Determine minimum Q1 voltage rating and current rating:

$$V_{T-MAX} = V_{IN-MAX} + V_{O} = 70V + 21V = 91V$$
(130)

$$I_{T-MAX} = \frac{0.677}{1 - 0.677} \times 1A = 2.1A \tag{131}$$

A 100-V N-channel FET is chosen with a current rating of 32 A due to the low  $R_{DS-ON}$  = 50 m $\Omega$ . Determine  $I_{T-RMS}$  and  $P_{T}$ :

$$I_{\text{T-RMS}} = \frac{I_{\text{LED}}}{D'} \times \sqrt{D} = \frac{1A}{0.533} \times \sqrt{0.467} = 1.28A$$
(132)

$$P_{T} = I_{T-RMS}^{2} \times R_{DSON} = 1.28A^{2} \times 50 \text{ m}\Omega = 82 \text{ mW}$$
(133)

The chosen component from step 9 is:

$$Q1 \rightarrow 32A, 100V, DPAK$$
(134)

#### 9.2.2.2.10 Diode

Determine minimum D1 voltage rating and current rating:



$$V_{RD-MAX} = V_{IN-MAX} + V_{O} = 70V + 21V = 91V$$
(135)

$$I_{D-MAX} = I_{LED} = 1A \tag{136}$$

A 100-V diode is chosen with a current rating of 12 A and  $V_{DF} = 600$  mV. Determine  $P_D$ :

$$P_D = I_D \times V_{FD} = 1A \times 600 \text{ mV} = 600 \text{ mW}$$
 (137)

The chosen component from step 10 is:

#### 9.2.2.2.11 Input UVLO

Solve for R<sub>UV2</sub>:

$$R_{UV2} = \frac{V_{HYS}}{23 \,\mu\text{A}} = \frac{3V}{23 \,\mu\text{A}} = 130 \,\text{k}\Omega \tag{139}$$

The closest standard resistor is 130 k $\Omega$ ; therefore,  $V_{HYS}$  is:

$$V_{HYS} = R_{UV2} \times 23 \,\mu\text{A} = 130 \,k\Omega \times 23 \,\mu\text{A} = 2.99V \tag{140}$$

Solve for R<sub>UV1</sub>:

$$R_{UV1} = \frac{1.24 \text{V} \times R_{UV2}}{\text{V}_{\text{TURN-ON}} - 1.24 \text{V}} = \frac{1.24 \text{V} \times 130 \text{k}\Omega}{10 \text{V} - 1.24 \text{V}} = 18.4 \text{k}\Omega$$
(141)

The closest standard resistor is 18.2 k $\Omega$ , making  $V_{TURN-ON}$ :

$$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \times (R_{\text{UV1}} + R_{\text{UV2}})}{R_{\text{UV1}}}$$

$$V_{\text{TURN-ON}} = \frac{1.24 \text{V x} \left(18.2 \text{k}\Omega + 130 \text{k}\Omega\right)}{18.2 \text{k}\Omega} = 10.1 \text{V}$$
(142)

The chosen components from step 11 are:

$$R_{UV1} = 18.2 \,\mathrm{k}\Omega$$

$$R_{UV2} = 130 \,\mathrm{k}\Omega$$
(143)

### 9.2.2.2.12 Output OVLO

Solve for R<sub>OV2</sub>:

$$R_{OV2} = \frac{V_{HYSO}}{23 \,\mu\text{A}} = \frac{10 \,\text{V}}{23 \,\mu\text{A}} = 435 \,\text{k}\Omega \tag{144}$$

The closest standard resistor is 432 k $\Omega$ ; therefore,  $V_{HYSO}$  is:

$$V_{HYSO} = R_{OV2} \times 23 \mu A = 432 k\Omega \times 23 \mu A = 9.94V$$
(145)

Solve for R<sub>OV1</sub>:

$$R_{OV1} = \frac{1.24 \text{V} \times R_{OV2}}{\text{V}_{\text{TURN-OFF}} - 0.62 \text{V}} = \frac{1.24 \text{V} \times 432 \text{k}\Omega}{40 \text{V} - 0.62 \text{V}} = 13.6 \text{k}\Omega$$
(146)

The closest standard resistor is 13.7 k $\Omega$ , making  $V_{TURN-OFF}$ :



$$V_{\text{TURN-OFF}} = \frac{1.24 \text{V} \times (0.5 \times \text{R}_{\text{OV1}} + \text{R}_{\text{OV2}})}{\text{R}_{\text{OV1}}}$$

$$V_{\text{TURN-OFF}} = \frac{1.24 \text{V} \times (0.5 \times 13.7 \text{ k}\Omega + 432 \text{ k}\Omega)}{13.7 \text{ k}\Omega} = 39.7 \text{V}$$
(147)

The chosen components from step 12 are:

$$R_{OV1}$$
 = 13.7 kΩ  
 $R_{OV2}$  = 432 kΩ

(148)


### Table 2. Bill of Materials

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	LM3421	Buck-boost controller	TI	LM3421MH
1	C <sub>BYP</sub>	2.2-µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
1	C <sub>CMP</sub>	0.33-μF X7R 10% 25V	MURATA	GRM21BR71E334KA01L
1	C <sub>FS</sub>	0.27-μF X7R 10% 25V	MURATA	GRM21BR71E274KA01L
4	C <sub>IN</sub>	4.7-µF X7R 10% 100V	TDK	C5750X7R2A475K
4	Co	10-μF X7R 10% 50V	TDK	C4532X7R1H106K
1	C <sub>OV</sub>	47-pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	C <sub>T</sub>	1000-pF COG/NPO 5% 50V	MURATA	GRM2165C1H102JA01D
1	D1	Schottky 100 V 12 A	VISHAY	12CWQ10FNPBF
1	L1	33 μH 20% 6.3 A	COILCRAFT	MSS1278-333MLB
1	Q1	NMOS 100 V 32 A	FAIRCHILD	FDD3682
1	Q2	PNP 150 V 600 mA	FAIRCHILD	MMBT5401
1	R <sub>CSH</sub>	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R <sub>FS</sub>	10 Ω 1%	VISHAY	CRCW080510R0FKEA
2	R <sub>HSP</sub> , R <sub>HSN</sub>	1 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R <sub>LIM</sub>	0.04 Ω 1% 1 W	VISHAY	WSL2512R0400FEA
1	R <sub>OV1</sub>	13.7 kΩ 1%	VISHAY	CRCW080513K7FKEA
1	R <sub>OV2</sub>	432 kΩ 1%	VISHAY	CRCW0805432KFKEA
1	R <sub>SNS</sub>	0.1 Ω 1% 1 W	VISHAY	WSL2512R1000FEA
1	R <sub>T</sub>	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R <sub>UV1</sub>	18.2 kΩ 1%	VISHAY	CRCW080518K2FKEA
1	R <sub>UV2</sub>	130 kΩ 1%	VISHAY	CRCW0805130KFKEA

Copyright © 2008–2019, Texas Instruments Incorporated



## 9.2.2.3 Application Curve



V<sub>OUT</sub> = 21 V

Figure 37. Sample Buck-Boost Efficiency vs Input Voltage.



## 9.2.3 LM3421 BOOST Application




Figure 38. LM3421 BOOST Application

### 9.2.3.1 Design Requirements

Input: 8 V to 28 V

• Output: 9 LEDs at 1 A

• PWM Dimming up to 30kHz

Switching Frequency: 700-kHz



## 9.2.3.2 Detailed Design Procedure

### **Table 3. Bill of Materials**

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	LM3421	Boost controller	TI	LM3421MH
1	C <sub>BYP</sub>	2.2-µF X7R 10% 16 V	MURATA	GRM21BR71C225KA12L
1	C <sub>CMP</sub>	0.1-μF X7R 10% 25 V	MURATA	GRM21BR71E104KA01L
0	C <sub>FS</sub>	DNP		
4	C <sub>IN</sub>	4.7-µF X7R 10% 100 V	TDK	C5750X7R2A475K
4	Co	10-μF X7R 10% 50 V	TDK	C4532X7R1H106K
1	Cov	47-pF COG/NPO 5% 50 V	AVX	08055A470JAT2A
1	C <sub>T</sub>	1000-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H102JA01D
2	D1, D2	Schottky 60 V 5 A	COMCHIP	CDBC560-G
1	L1	33-µH 20% 6.3 A	COILCRAFT	MSS1278-333MLB
2	Q1, Q2	NMOS 60 V 8 A	VISHAY	SI4436DY
1	Q3	NMOS 60 V 115 mA	ON-SEMI	2N7002ET1G
2	R <sub>CSH</sub> , R <sub>OV1</sub>	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R <sub>FS</sub>	0 Ω 1%	VISHAY	CRCW08050000Z0EA
2	R <sub>HSP</sub> , R <sub>HSN</sub>	1 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R <sub>LIM</sub>	0.06 Ω 1% 1 W	VISHAY	WSL2512R0600FEA
1	R <sub>OV2</sub>	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R <sub>SNS</sub>	0.1 Ω 1% 1 W	VISHAY	WSL2512R1000FEA
1	R <sub>UV2</sub>	10 kΩ 1%	VISHAY	CRCW080510K0FKEA
1	R <sub>T</sub>	35.7 kΩ 1%	VISHAY	CRCW080535K7FKEA
1	R <sub>UV1</sub>	1.82 kΩ 1%	VISHAY	CRCW08051K82FKEA
1	R <sub>UVH</sub>	17.8 kΩ 1%	VISHAY	CRCW080517K8FKEA



### 9.2.4 LM3421 Buck-Boost Application




Figure 39. LM3421 Buck-Boost Application

### 9.2.4.1 Design Requirements

Input: 10 V to 30 VOutput: 4 LEDs at 2 A

PWM Dimming: up to 10 kHz

Analog Dimming

Switching Frequency: 600-kHz



## 9.2.4.2 Detailed Design Procedure

### **Table 4. Bill of Materials**

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	LM3421	Buck-boost controller	TI	LM3421MH
1	C <sub>B</sub>	100-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H101JA01D
1	C <sub>BYP</sub>	2.2-µF X7R 10% 16 V	MURATA	GRM21BR71C225KA12L
3	C <sub>CMP</sub> , C <sub>REF</sub> , C <sub>SS</sub>	1-µF X7R 10% 25 V	MURATA	GRM21BR71E105KA01L
1	C <sub>F</sub>	0.1-µF X7R 10% 25 V	MURATA	GRM21BR71E104KA01L
0	C <sub>FS</sub>	DNP		
4	C <sub>IN</sub>	6.8-µF X7R 10% 50 V	TDK	C5750X7R1H685K
4	Co	10-μF X7R 10% 50 V	TDK	C4532X7R1H106K
1	C <sub>OV</sub>	47-pF COG/NPO 5% 50 V	AVX	08055A470JAT2A
1	C <sub>T</sub>	1000-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H102JA01D
1	D1	Schottky 100 V 12 A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10 V 500 mA	ON-SEMI	BZX84C10LT1G
1	L1	22 μH 20% 7.2 A	COILCRAFT	MSS1278-223MLB
2	Q1, Q2	NMOS 60 V 8 A	VISHAY	SI4436DY
1	Q3	NMOS 60 V 260 mA	ON-SEMI	2N7002ET1G
1	Q4	PNP 40 V 200 mA	FAIRCHILD	MMBT5087
1	Q5	PNP 150 V 600 mA	FAIRCHILD	MMBT5401
1	Q6	NPN 300 V 600 mA	FAIRCHILD	MMBTA42
1	Q7	NPN 40 V 200 mA	FAIRCHILD	MMBT6428
1	R <sub>CSH</sub>	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R <sub>F</sub>	10 Ω 1%	VISHAY	CRCW080510R0FKEA
1	R <sub>FS</sub>	0 Ω 1%	VISHAY	CRCW08050000Z0EA
1	R <sub>UV2</sub>	10 kΩ 1%	VISHAY	CRCW080510K0FKEA
2	R <sub>HSP</sub> , R <sub>HSN</sub>	1 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R <sub>LIM</sub>	0.04 Ω 1% 1 W	VISHAY	WSL2512R0400FEA
1	R <sub>OV1</sub>	18.2 kΩ 1%	VISHAY	CRCW080518K2FKEA
1	R <sub>OV2</sub>	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R <sub>POT</sub>	$1-M\Omega$ potentiometer	BOURNS	3352P-1-105
1	R <sub>PU</sub>	4.99 kΩ 1%	VISHAY	CRCW08054K99FKEA
1	R <sub>SER</sub>	499 Ω 1%	VISHAY	CRCW0805499RFKEA
1	R <sub>SNS</sub>	0.05 Ω 1% 1 W	VISHAY	WSL2512R0500FEA
1	R <sub>T</sub>	41.2 kΩ 1%	VISHAY	CRCW080541K2FKEA
1	R <sub>UV1</sub>	1.43 kΩ 1%	VISHAY	CRCW08051K43FKEA
1	R <sub>UVH</sub>	17.4 kΩ 1%	VISHAY	CRCW080517K4FKEA



### 9.2.5 LM3423 Boost Application




Figure 40. LM3423 Boost Application

## 9.2.5.1 Design Requirements

Input: 18 V to 38 V

Output: 12 LEDs at 700 mA

High-Side PWM Dimming: up to 30 kHz

· Dimming: Analog

Zero Current Shutdown

Switching Frequency: 700-kHz



## 9.2.5.2 Detailed Design Procedure

### Table 5. Bill of Materials

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	LM3423	Boost controller	TI	LM3423MH
1	C <sub>BYP</sub>	2.2-µF X7R 10% 16 V	MURATA	GRM21BR71C225KA12L
1	C <sub>CMP</sub>	1-μF X7R 10% 25 V	MURATA	GRM21BR71E105KA01L
1	C <sub>FS</sub>	0.1-μF X7R 10% 25 V	MURATA	GRM21BR71E104KA01L
4	C <sub>IN</sub>	4.7-μF X7R 10% 100 V	TDK	C5750X7R2A475K
4	Co	10-μF X7R 10% 50 V	TDK	C4532X7R1H106K
1	Cov	47-pF COG/NPO 5% 50 V	AVX	08055A470JAT2A
1	C <sub>T</sub>	1000-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H102JA01D
2	D1, D2	Schottky 60 V 5 A	COMCHIP	CDBC560-G
1	D3	Zener 10 V 500 mA	ON-SEMI	BZX84C10LT1G
1	L1	47 μH 20% 5.3 A	COILCRAFT	MSS1278-473MLB
1	Q1	NMOS 60 V 8 A	VISHAY	SI4436DY
1	Q2	PMOS 70 V 5.7 A	ZETEX	ZXMP7A17K
1	Q3	NMOS 60 V 260 mA	ON-SEMI	2N7002ET1G
1	Q4, Q5 (dual pack)	Dual PNP 40 V 200 mA	FAIRCHILD	FFB3906
1	Q6	NPN 300 V 600 mA	FAIRCHILD	MMBTA42
1	Q7	NPN 40 V 200 mA	FAIRCHILD	MMBT3904
1	R <sub>ADJ</sub>	100-kΩ potentiometer	BOURNS	3352P-1-104
1	R <sub>BIAS2</sub>	17.4 kΩ 1%	VISHAY	CRCW080517K4FKEA
2	R <sub>CSH</sub> , R <sub>OV1</sub>	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R <sub>FS</sub>	10 Ω 1%	VISHAY	CRCW080510R0FKEA
3	R <sub>HSP</sub> , R <sub>HSN</sub> , R <sub>MAX</sub>	1 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R <sub>LIM</sub>	0.06 Ω 1% 1W	VISHAY	WSL2512R0600FEA
1	R <sub>OV2</sub>	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R <sub>SNS</sub>	0.15 Ω 1% 1W	VISHAY	WSL2512R1500FEA
1	R <sub>T</sub>	35.7 kΩ 1%	VISHAY	CRCW080535K7FKEA
1	R <sub>UV1</sub>	1.43 kΩ 1%	VISHAY	CRCW08051K43FKEA
1	R <sub>UV2</sub>	10 kΩ 1%	VISHAY	CRCW080510K0FKEA
1	R <sub>UVH</sub>	16.9 kΩ 1%	VISHAY	CRCW080516K9FKEA



#### 9.2.6 LM3421 Buck-Boost Application




Figure 41. LM3421 Buck-Boost Application

#### 9.2.6.1 Design Requirements

- Input: 10 V to 70 V
- Output: 6 LEDs at 500 mA
- PWM Dimming up to 10 kHz
- Slow Fade Out
- MOSFET R<sub>DS-ON</sub> Sensing
- 700-kHz Switching Frequency



## 9.2.6.2 Detailed Design Procedure

### Table 6. Bill of Materials

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	LM3421	Buck-boost controller	TI	LM3421MH
1	C <sub>B</sub>	100-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H101JA01D
1	C <sub>BYP</sub>	2.2-µF X7R 10% 16 V	MURATA	GRM21BR71C225KA12L
1	C <sub>CMP</sub>	1-µF X7R 10% 25 V	MURATA	GRM21BR71E105KA01L
1	C <sub>F</sub>	0.1-µF X7R 10% 25 V	MURATA	GRM21BR71E104KA01L
0	C <sub>FS</sub>	DNP		
4	C <sub>IN</sub>	4.7-µF X7R 10% 100 V	TDK	C5750X7R2A475K
4	Co	10-µF X7R 10% 50 V	TDK	C4532X7R1H106K
1	C <sub>OV</sub>	47-pF COG/NPO 5% 50 V	AVX	08055A470JAT2A
1	Ст	1000-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H102JA01D
1	D1	Schottky 100 V 12 A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10 V 500 mA	ON-SEMI	BZX84C10LT1G
1	L1	68 μH 20% 4.3 A	COILCRAFT	MSS1278-683MLB
2	Q1, Q2	NMOS 100 V 32 A	FAIRCHILD	FDD3682
1	Q3	NMOS 60 V 260 mA	ON-SEMI	2N7002ET1G
2	Q4, Q8	PNP 40 V 200 mA	FAIRCHILD	MMBT5087
1	Q5	PNP 150 V 600 mA	FAIRCHILD	MMBT5401
1	Q6	NPN 300 V 600 mA	FAIRCHILD	MMBTA42
2	Q7, Q9	NPN 40 V 200 mA	FAIRCHILD	MMBT6428
1	R <sub>CSH</sub>	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R <sub>FS</sub>	0 Ω 1%	VISHAY	CRCW08050000Z0EA
1	R <sub>UV2</sub>	10 kΩ 1%	VISHAY	CRCW080510K0FKEA
2	R <sub>HSP</sub> , R <sub>HSN</sub>	1 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R <sub>OV1</sub>	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R <sub>OV2</sub>	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R <sub>PU</sub>	4.99 kΩ 1%	VISHAY	CRCW08054K99FKEA
1	R <sub>SER</sub>	499 Ω 1%	VISHAY	CRCW0805499RFKEA
1	R <sub>SNS</sub>	0.2 Ω 1% 1 W	VISHAY	WSL2512R2000FEA
1	R <sub>T</sub>	35.7 kΩ 1%	VISHAY	CRCW080535K7FKEA
1	R <sub>UV1</sub>	1.43 kΩ 1%	VISHAY	CRCW08051K43FKEA
1	R <sub>UVH</sub>	17.4 kΩ 1%	VISHAY	CRCW080517K4FKEA



#### 9.2.7 LM3423 Buck Application




Figure 42. LM3423 Buck Application

### 9.2.7.1 Design Requirements

- Input: 15 V to 50 V
- Output: 3 LEDs at 1.25 A
- PWM Dimming up to 50 kHz
- LED Status Indicator
- Zero Current Shutdown
- 700-kHz Switching Frequency



## 9.2.7.2 Detailed Design Procedure

### Table 7. Bill of Materials

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	LM3423	Buck controller	TI	LM3423MH
1	C <sub>BYP</sub>	2.2-µF X7R 10% 16 V	MURATA	GRM21BR71C225KA12L
2	C <sub>CMP</sub> , C <sub>DIM</sub>	0.1 μF X7R 10% 25 V	MURATA	GRM21BR71E104KA01L
0	C <sub>FS</sub>	DNP		
4	C <sub>IN</sub>	4.7-µF X7R 10% 100 V	TDK	C5750X7R2A475K
0	Co	DNP		
1	C <sub>OV</sub>	47-pF COG/NPO 5% 50 V	AVX	08055A470JAT2A
1	C <sub>T</sub>	1000-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H102JA01D
1	D1	Schottky 100 V 12 A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10 V 500 mA	ON-SEMI	BZX84C10LT1G
1	L1	22 µH 20% 7.3 A	COILCRAFT	MSS1278-223MLB
1	Q1	NMOS 60 V 8 A	VISHAY	SI4436DY
1	Q2	PMOS 30 V 6.2 A	VISHAY	SI3483DV
1	Q3	NMOS 60 V 115 mA	ON-SEMI	2N7002ET1G
1	Q4	PNP 150 V 600 mA	FAIRCHILD	MMBT5401
1	R <sub>CSH</sub>	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R <sub>FS</sub>	0 Ω 1%	VISHAY	CRCW08050000OZEA
2	R <sub>HSP</sub> , R <sub>HSN</sub>	1 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R <sub>LIM</sub>	0.04 Ω 1% 1 W	VISHAY	WSL2512R0400FEA
1	R <sub>OV1</sub>	21.5 kΩ 1%	VISHAY	CRCW080521K5FKEA
1	R <sub>OV2</sub>	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
3	R <sub>PU</sub> , R <sub>PU2</sub> , R <sub>UV2</sub>	100 kΩ 1%	VISHAY	CRCW0805100KFKEA
1	R <sub>T</sub>	35.7 kΩ 1%	VISHAY	CRCW080535K7FKEA
1	R <sub>SNS</sub>	0.08 Ω 1% 1 W	VISHAY	WSL2512R0800FEA
1	R <sub>UV1</sub>	11.5 kΩ 1%	VISHAY	CRCW080511K5FKEA



#### 9.2.8 LM3423 Buck-Boost Application




Figure 43. LM3423 Buck-Boost Application

## 9.2.8.1 Design Requirements

- Input: 15 V to 60 V
- Output: 8 LEDs at 2.5 AFault Input Disconnect
- Zero Current Shutdown
- 500-kHz Switching Frequency



## 9.2.8.2 Detailed Design Procedure

### Table 8. Bill of Materials

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	LM3423	Buck-boost controller	TI	LM3423MH
1	C <sub>BYP</sub>	2.2-µF X7R 10% 16 V	MURATA	GRM21BR71C225KA12L
1	C <sub>CMP</sub>	0.33-µF X7R 10% 25 V	MURATA	GRM21BR71E334KA01L
1	C <sub>FS</sub>	0.1-µF X7R 10% 25 V	MURATA	GRM21BR71E104KA01L
4	C <sub>IN</sub>	4.7-µF X7R 10% 100 V	TDK	C5750X7R2A475K
4	Co	10-μF X7R 10% 50 V	TDK	C4532X7R1H106K
1	C <sub>OV</sub>	47-pF COG/NPO 5% 50 V	AVX	08055A470JAT2A
1	C <sub>T</sub>	1000-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H102JA01D
1	C <sub>TMR</sub>	220-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H221JA01D
1	D1	Schottky 100 V 12 A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10 V 500 mA	ON-SEMI	BZX84C10LT1G
1	L1	22 μH 20% 7.2 A	COILCRAFT	MSS1278-223MLB
1	Q1	NMOS 100 V 32 A	FAIRCHILD	FDD3682
1	Q2	PMOS 70 V 5.7 A	ZETEX	ZXMP7A17K
1	Q5	PNP 150 V 600 mA	FAIRCHILD	MMBT5401
2	R <sub>CSH</sub> , R <sub>OV1</sub>	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R <sub>FS</sub>	10 Ω 1%	VISHAY	CRCW080510R0FKEA
2	R <sub>FLT</sub> , R <sub>PU2</sub>	100 kΩ 1%	VISHAY	CRCW0805100KFKEA
2	R <sub>HSP</sub> , R <sub>HSN</sub>	1 kΩ 1%	VISHAY	CRCW08051K00FKEA
2	R <sub>LIM</sub> , R <sub>SNS</sub>	0.04 Ω 1% 1 W	VISHAY	WSL2512R0400FEA
1	R <sub>OV1</sub>	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R <sub>OV2</sub>	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R <sub>T</sub>	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R <sub>UV1</sub>	13.7 kΩ 1%	VISHAY	CRCW080513K7FKEA
1	R <sub>UV2</sub>	150 kΩ 1%	VISHAY	CRCW0805150KFKEA



## 9.2.9 LM3421 SEPIC Application




Figure 44. LM3421 SEPIC Application

### 9.2.9.1 Design Procedure

Input: 9 V to 36 V

Output: 5 LEDs at 750 mA

PWM Dimming up to 30 kHz

500-kHz Switching Frequency



## 9.2.9.2 Detailed Design Procedure

#### **Table 9. Bill of Materials**

QTY	PART ID	PART VALUE	MANUFACTURER	PART NUMBER
1	LM3421	SEPIC controller	TI	LM3421MH
1	C <sub>BYP</sub>	2.2-µF X7R 10% 16 V	MURATA	GRM21BR71C225KA12L
1	C <sub>CMP</sub>	0.47-μF X7R 10% 25 V	MURATA	GRM21BR71E474KA01L
0	C <sub>FS</sub>	DNP		
4	C <sub>IN</sub>	4.7-µF X7R 10% 100 V	TDK	C5750X7R2A475K
4	Co	10-μF X7R 10% 50 V	TDK	C4532X7R1H106K
1	C <sub>SEP</sub>	1-µF X7R 10% 100 V	TDK	C4532X7R2A105K
1	C <sub>OV</sub>	47-pF COG/NPO 5% 50 V	AVX	08055A470JAT2A
1	C <sub>T</sub>	1000-pF COG/NPO 5% 50 V	MURATA	GRM2165C1H102JA01D
1	D1	Schottky 60 V 5 A	COMCHIP	CDBC560-G
2	L1, L2	68 μH 20% 4.3 A	COILCRAFT	DO3340P-683
2	Q1, Q2	NMOS 60 V 8 A	VISHAY	SI4436DY
1	Q3	NMOS 60 V 115 mA	ON-SEMI	2N7002ET1G
1	R <sub>CSH</sub>	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R <sub>FS</sub>	0 Ω 1%	VISHAY	CRCW08050000OZEA
2	R <sub>HSP</sub> , R <sub>HSN</sub>	750 Ω 1%	VISHAY	CRCW0805750RFKEA
1	R <sub>LIM</sub>	0.04 Ω 1% 1 W	VISHAY	WSL2512R0400FEA
1	R <sub>OV1</sub>	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R <sub>OV2</sub>	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
2	R <sub>REF1</sub> , R <sub>REF2</sub>	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R <sub>SNS</sub>	0.1 Ω 1% 1 W	VISHAY	WSL2512R1000FEA
1	R <sub>T</sub>	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R <sub>UV1</sub>	1.62 kΩ 1%	VISHAY	CRCW08051K62FKEA
1	R <sub>UV2</sub>	10 kΩ 1%	VISHAY	CRCW080510K0FKEA
1	R <sub>UVH</sub>	16.9 kΩ 1%	VISHAY	CRCW080516K9FKEA



### 10 Power Supply Recommendations

#### 10.1 General Recommendations

The device is designed to operate from an input voltage supply range from 4.5 V to 75 V. This input supply should be well regulated. If the input supply is located more than a few inches from the EVM or PCB, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

#### 10.2 Input Supply Current Limit

It is important to set the output current limit of your input supply to an appropriate value to avoid delays in your converter analysis and optimization. If not set high enough, current limit can be tripped during start-up or when your converter output power is increased, causing a foldback or shutdown condition. It is a common oversight when powering up a converter for the first time.

### 11 Layout

#### 11.1 Layout Guidelines

- The performance of any switching regulator depends as much upon the layout of the PCB as the component selection. Following a few simple guidelines allows maximum noise rejection and minimal generation of EMI within the circuit.
- Discontinuous currents are the most likely to generate EMI, therefore care should be taken when routing these paths. The main path for discontinuous current in the LM34xx-Q1 buck regulator contains the input capacitor (C<sub>IN</sub>), the recirculating diode (D1), the N-channel MOSFET (Q1), and the sense resistor (R<sub>LIM</sub>). In the LM34xx-Q1 boost regulator, the discontinuous current flows through the output capacitor (C<sub>O</sub>), D1, Q1, and R<sub>LIM</sub>. In the buck-boost regulator, both loops are discontinuous and should be carefully layed out. These loops should be kept as small as possible and the connections between all the components should be short and thick to minimize parasitic inductance. In particular, the switch node (where L1, D1 and Q1 connect) should be just large enough to connect the components. To minimize excessive heating, large copper pours can be placed adjacent to the short current path of the switch node.
- The RT, COMP, CSH, IS, HSP and HSN pins are all high-impedance inputs which couple external noise easily; therefore, the loops containing these nodes should be minimized whenever possible.
- In some applications the LED or LED array can be far away (several inches or more) from the controller or on a separate PCB connected by a wiring harness. When an output capacitor is used and the LED array is large or separated from the rest of the regulator, the output capacitor should be placed close to the LEDs to reduce the effects of parasitic inductance on the AC impedance of the capacitor.



### 11.2 Layout Example

Note critical paths and component placement:

- Minimize power loop containing discontinuous currents
  - Minimize signal current loops (components close to IC)




Figure 45. LM3421 Boost Layout Guideline



## 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**TECHNICAL SUPPORT & TOOLS &** PRODUCT FOLDER **PARTS SAMPLE & BUY DOCUMENTS SOFTWARE** COMMUNITY LM3421 Click here Click here Click here Click here Click here LM3421-Q1 Click here Click here Click here Click here Click here LM3423 Click here Click here Click here Click here Click here LM3423-Q1 Click here Click here Click here Click here Click here

Table 10. Related Links

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2008–2019, Texas Instruments Incorporated





9-Nov-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM3421MH/NOPB	ACTIVE	HTSSOP	PWP	16	92	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3421 MH	Samples
LM3421MHX/NOPB	ACTIVE	HTSSOP	PWP	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3421 MH	Samples
LM3423MH/NOPB	ACTIVE	HTSSOP	PWP	20	73	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3423 MH	Samples
LM3423MHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM3423 MH	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

9-Nov-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM3421, LM3423:

• Automotive: LM3421-Q1, LM3423-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com 9-Nov-2018

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3421MHX/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LM3423MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 9-Nov-2018




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3421MHX/NOPB	HTSSOP	PWP	16	2500	367.0	367.0	35.0
LM3423MHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0



# PowerPAD <sup>™</sup> HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated