

MOSFET - N-Channel, Logic Level, Enhancement Mode FDN357N

V_{DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	0.09 Ω @ 4.5 V	1.9 A
	0.06 Ω @ 10 V	

General Description SUPERSOT[™] -3 N-Channel logic level enhancement mode power

field effect transistors are produced using onsemi's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.



SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 **CASE 527AG**

Features

- 1.9 A. 30 V
 - $R_{DS(ON)} = 0.09 \Omega @ V_{GS} = 4.5 V$
 - $R_{DS(ON)} = 0.06 \Omega @ V_{GS} = 10 V$
- Industry Standard Outline SOT-23 Surface Mount Package Using Proprietary SUPERSOT-3 Design for Superior Thermal and **Electrical Capabilities**
- High Density Cell Design for Extremely Low R_{DS(ON)}
- Exceptional On-Resistance and Maximum DC Current Capability
- This Device is Pb-Free and is RoHS Compliant

MARKING DIAGRAM



= Specific Device Code

= Date Code

= Pb-Free Package


(Note: Microdot may be in either location)

ABSOLUTE MAXIMUM RATINGS ($T_A = 25$ °C, unless otherwise noted)

Symbol	mbol Parameter		Value	Unit
V_{DSS}	V _{DSS} Drain-Source Voltage		30	V
V_{GSS}	V _{GSS} Gate-Source Voltage - Continuous		±20	V
Ι _D	Drain/Output Current	Continuous	1.9	Α
		Pulsed	10	
P _D	P _D Maximum Power Dissipation	(Note 1a)	0.5	W
		(Note 1b)	0.46	
T _J , T _{STG}	J, T _{STG} Operating and Storage Junction Temperature Range		-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

PIN ASSIGNMENT



THERMAL CHARACTERISTICS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

$\begin{array}{c c} \Delta BV_{DSS} \\ \hline \Delta T_{J} \\ \hline I_{DSS} \\ \hline I_{GSSF} \\ \end{array}$	Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current	V_{GS} = 0 V, I_D = 250 μA I_D = 250 μA, Referenced to 25 °C V_{DS} = 24 V, V_{GS} = 0 V	30	- 36	-	V
$\begin{array}{c c} \Delta BV_{DSS} \\ \hline \Delta T_J \\ \\ I_{DSS} \end{array} \qquad \begin{array}{c} I_{CSSF} \\ \hline \end{array}$	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	30	- 36	-	
ΔΒ ν _{DSS} ΔΤ _J I _{DSS} 2			-	36		
ΔT _J IDSS 2	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V			_	mV/°C
I _{GSSF} (Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V				
			_	_	1	μΑ
		V _{DS} = 24 V, V _{GS} = 0 V, T _J = 55°C	-	_	10	μΑ
I _{GSSR} (Gate - Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	-	_	100	nA
	Gate – Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	_	_	-100	nA
ON CHARACTE	ERISTICS (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1	1.6	2	V
	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C	-	-3.6	_	mV/°C
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} = 4.5 V, I _D = 1.9 A	-	0.081	0.09	Ω
, ,		V _{GS} = 4.5 V, I _D = 1.9 A, T _J = 125°C	-	0.11	0.14	1
		V _{GS} = 10 V, I _D = 2.2 A	-	0.053	0.06	
I _{D(ON)}	On-State Drain Current	V _{GS} = 4.5 V, V _{DS} = 5 V	5	_	-	Α
g _{FS} I	Forward Transconductance	V _{DS} = 5 V, I _D = 1.9 A	-	5	-	S
OYNAMIC CHA	ARACTERISTICS					
C _{iss} I	Input Capacitance	V _{DS} = 10 V, V _{GS} = 0 V, f = 1 MHz	-	235	-	pF
C _{oss}	Output Capacitance		-	145	-	pF
	Reverse Transfer Capacitance		-	50	-	pF
WITCHING CH	HARACTERISTICS (Note 2)					-
t _{D(on)}	Turn-On Delay Time	V _{DD} = 10 V, I _D = 1 A,	-	5	10	ns
t _r	Turn-On Rise Time	V_{GS} = 10 V, R_{GEN} = 6 Ω	-	12	22	ns
t _{D(off)}	Turn-Off Delay Time		-	12	22	ns
t _f	Turn-Off Fall Time		-	3	8	ns
Q _g	Total Gate Charge	V _{DS} = 10 V, I _D = 1.9 A, V _{GS} = 5 V	-	4.2	5.9	nC
Q _{gs}	Gate-Source Charge		-	1.3	-	nC
Q _{gd} (Gate-Drain Charge		-	1.7	-	nC
-	CE DIODE CHARACTERISTICS AND MAXIM	MUM RATINGS	•			
	Maximum Continuous Drain-Source Diode Forward Current		-	-	0.42	А
V _{SD}	Source-Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 0.42 A (Note 2)	-	0.71	1.2	٧

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

R_{θ,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θ,JC} is guaranteed by design while R_{θ,CA} is determined by the user's board design. Typical R_{θ,JA} using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:




a) 250° C/W when mounted on a 0.02 in^2 pad of 2 oz Cu



b) 270°C/W when mounted on a 0.001 in² pad of 2 oz Cu

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.


TYPICAL ELECTRICAL CHARACTERISTICS



1.8 R_{DS(ON)}, Normalized Drain-Source On-Resistance $V_{GS} = 3.5$ 5.0 0.8 7.0 10 0.6 0.4 2 0 4 6 8 10 I_D, Drain Current (A)

Figure 1. On Region Characteristics

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage







Figure 3. On–Resistance Variation with Temperature

Figure 4. On–Resistance Variation with Gate to Source Voltage

V_{GS}, Gate to Source Voltage (V)







Figure 5. Transfer Characteristics

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



600 300 $\mathsf{C}_{\mathsf{iss}}$ Capacitance (pF) 200 C_{oss} 100 50 f = 1 MHz $V_{GS} = 0 V$ 20L 0.1 0.2 0.5 2 5 10 30 V_{DS}, Drain to Source Voltage (V)

Figure 7. Gate Charge Characteristics

Figure 8. Capacitance Characteristics






Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

NOTE: Thermal characterization performed using the conditions described in Note 1a.

Transient thermal response will change depending on the circuit board design.

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Shipping [†]	
FDN357N	357	SOT-23/SUPERSOT-23, 3 LEAD, 1.4x2.9 (Pb-Free, Halide Free)	3000 / Tape & Reel	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG **ISSUE A**


DATE 09 DEC 2019





NOTES: UNLESS OTHERWISE SPECIFIED

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

DIM	MIN. NOM.		MAX.	
Α	0.85	0.95	1.12	
A1	0.00	0.05	0.10	
b	0.370	0.435	0.508	
С	0.085	0.150	0.180	
D	2.80	2.92	3.04	
Е	2.31	2.31 2.51		
E1	1.20	1.52		
е	0.95 BSC			
e1	1.90 BSC			
L	0.33 0.38 0.43			







LAND PATTERN RECOMMENDATION*

*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXM=

XXX = Specific Device Code = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

			ronic versions are uncontrolled except when accessed directly from the Document Repository. ad versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DESCRIPTION: SOT-23/SUPERSOT-23, 3 LEAD, 1.4X2.9		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales