
- Open Drain Power-On Reset With 220-ms Delay (TPS773xx)
- Open Drain Power-Good (PG) Status Output (TPS774xx)
- 250-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.6-V (TPS77316 Only), 1.8-V, 2.7-V, 2.8-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
- Dropout Voltage Typically 200 mV at 250 mA (TPS77333, TPS77433)
- Ultralow 92-µA Quiescent Current (Typ)
- 8-Pin MSOP (DGK) Package
- Low Noise (55 μV<sub>rms</sub>) Without an External Filter (Bypass) Capacitor (TPS77318, TPS77418)
- 2% Tolerance Over Specified Conditions For Fixed-Output Versions
- Fast Transient Response
- Thermal Shutdown Protection
- See the TPS779xx Family of Devices for Active High Enable

#### description

The TPS773xx and TPS774xx are low-dropout regulators with integrated power-on reset and power good (PG) function respectively. These devices are capable of supplying 250 mA of output current with a dropout of 200 mV (TPS77333, TPS77433). Quiescent current is 92 µA at full load dropping down to 1  $\mu$ A when device is disabled. These devices are optimized to be stable with a wide range of output capacitors including low ESR ceramic (10  $\mu$ F) or low capacitance (1  $\mu$ F) tantalum capacitors. These devices have extremely low noise output performance (55  $\mu$ V<sub>rms</sub>) without using any added filter capacitors. TPS773xx and TPS774xx are designed to have fast transient response for larger load current changes.



The TPS773xx or TPS774xx is offered in 1.5-V, 1.6 V (TPS77316 only), 1.8-V, 2.7-V, 2.8-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is 2% over line, load, and temperature ranges. The TPS773xx and TPS774xx families are available in 8-pin MSOP (DGK) packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

SLVS281E – FEBRUARY 2000 – REVISED JULY 2001

#### description (continued)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 200 mV at an output current of 250 mA for 3.3-volt option) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 92  $\mu$ A over the full range of output current, 0 mA to 250 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems.

The device is enabled when the  $\overline{EN}$  pin is connected to a low-level input voltage. This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{EN}$  (enable) shuts down the regulator, reducing the quiescent current to less than 1  $\mu$ A at T<sub>J</sub> = 25°C.

The TPS773xx features an integrated power-on reset, commonly used as a supply voltage supervisor (SVS), or reset output voltage. The RESET output of the TPS773xx initiates a reset in DSP, microcomputer or microprocessor systems at power up and in the event of an undervoltage condition. An internal comparator in the TPS773xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When OUT reaches 95% of its regulated voltage, RESET will go to a high-impedance state after a 220-ms delay. RESET will go to low-impedance state when OUT is pulled below 95% (i.e. over load condition) of its regulated voltage.

For the TPS774xx, the power good terminal (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator. An internal comparator in the TPS774xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When OUT falls below 82% of its regulated voltage, PG will go to a low-impedance state. PG will go to a high-impedance state when OUT is above 82% of its regulated voltage.

	OUTPUT VOLTAGE (V)	PA	ACKAGED DEV	CES MSOP (DGK)	
Тј	ТҮР		TPS773xx SYMBOL		TPS774xx SYMBOL
	5.0	TPS77350DGK	AGN	TPS77450DGK	AGW
	3.3	TPS77333DGK	AGM	TPS77433DGK	AGV
	2.8	TPS77328DGK	AGK	TPS77428DGK	AGT
	2.7	TPS77327DGK	AGJ	TPS77427DGK	AGS
-40°C to 125°C	1.8	TPS77318DGK	AGH	TPS77418DGK	AGQ
	1.6	TPS77316DGK	AWF	—	
	1.5	TPS77315DGK	AGG	TPS77415DGK	AGP
	Adjustable 1.5 V to 5.5 V	TPS77301DGK	AGF	TPS77401DGK	AGO

#### AVAILABLE OPTIONS

NOTE: The TPS77301 and TPS77401 are programmable using an external resistor divider (see application information). The DGK package is available taped and reeled. Add an R suffix to the device type (e.g., TPS77301DGKR).





Figure 1. Typical Application Configuration (For Fixed Output Options)




SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

### functional block diagrams





fixed-voltage version






SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

### **Terminal Functions**

TERMI	NAL		
NAME	NO.	I/O	DESCRIPTION
TPS773XX			
FB/SENSE	1	Ι	Feedback input voltage for adjustable device (sense input for fixed options)
RESET	2	0	Reset output
EN	3	Ι	Enable input
GND	4		Regulator ground
IN	5, 6	Ι	Input voltage
OUT	7, 8	0	Regulated output voltage
TPS774XX			
FB/SENSE	1	Ι	Feedback input voltage for adjustable device (sense input for fixed options)
PG	2	0	Power good
EN	3	Ι	Enable input
GND	4		Regulator ground
IN	5, 6	I	Input voltage
OUT	7, 8	0	Regulated output voltage

### TPS773xx RESET timing diagram




<sup>+</sup> V<sub>res</sub> is the minimum input voltage for a valid RESET. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.

 $V_{IT}$  – Trip voltage is typically 5% lower than the output voltage (95%VO) V<sub>IT</sub> to V<sub>IT</sub> is the hysteresis voltage.



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001



<sup>†</sup> V<sub>res</sub> is the minimum input voltage for a valid PG. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.

<sup>‡</sup>V<sub>IT</sub> – Trip voltage is typically 18% lower than the output voltage (82%V<sub>O</sub>) V<sub>IT</sub> to V<sub>IT</sub> is the hysteresis voltage.



SLVS281E – FEBRUARY 2000 – REVISED JULY 2001

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Input voltage range <sup>‡</sup> , V <sub>I</sub>	–0.3 V to 13.5 V
Voltage range at EN	
Maximum RESET voltage (TPS773xx)	
Maximum PG voltage (TPS774xx)	
Peak output current	Internally limited
Continuous total power dissipation	See Dissipation Rating Table
Output voltage, V <sub>O</sub> (OUT, FB)	5.5 V
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
ESD rating, HBM	

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> All voltage values are with respect to network terminal ground.

#### **DISSIPATION RATING TABLE – FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	<sup>θ</sup> JA (°C/W)	θJC (°C/W)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
	0	266.2	3.84	376 mW	3.76 mW/°C	207 mW	150 mW
DGK	150	255.2	3.92	392 mW	3.92 mW/°C	216 mW	157 mW
	250	242.8	4.21	412 mW	4.12 mW/°C	227 mW	165 mW

### recommended operating conditions

	MIN	MAX	UNIT
Input voltage, VI§	2.7	10	V
Output voltage range, VO	1.5	5.5	V
Output current, IO (see Note 1)	0	250	mA
Operating virtual junction temperature, T <sub>J</sub> (see Note 1)	-40	125	°C

S To calculate the minimum input voltage for your maximum output current, use the following equation: V<sub>I(min)</sub> = V<sub>O(max)</sub> + V<sub>DO(max load)</sub>. NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

electrical characteristics over recommended operating junction temperature range ( $T_J = -40^{\circ}C$  to 125°C), V<sub>I</sub> = V<sub>O(tvp)</sub> + 1 V, I<sub>O</sub> = 1 mA,  $\overline{EN}$  = 0 V,  $\dot{C}_O$  = 10  $\mu$ F (unless otherwise noted)

PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT			
	Adjustable	$1.5 \text{ V} \leq \text{V}_{O} \leq 5.5 \text{ V},$	TJ = 25°C		VO					
	voltage	$1.5 \text{ V} \le \text{V}_{O} \le 5.5 \text{ V}$		0.98VO		1.02VO	V			
		$T_J = 25^{\circ}C$ , $2.7 V < V_{IN} < 10 V$			1.5					
	1.5-V Output	2.7 V < V <sub>IN</sub> < 10 V		1.470		1.530	V			
		TJ = 25°C,	2.7 V < V <sub>IN</sub> < 10 V		1.6					
	1.6-V Output	2.7 V < V <sub>IN</sub> < 10 V		1.568		1.632	V			
		T <sub>J</sub> = 25°C,	2.8 V < V <sub>IN</sub> < 10 V		1.8					
Output voltage (see Notes 2 and 4)	1.8-V Output	2.8 V < V <sub>IN</sub> < 10 V		1.764		1.836				
		TJ = 25°C,	3.7 V < V <sub>IN</sub> < 10 V		2.7					
	2.7-V Output	3.7 V < V <sub>IN</sub> < 10 V		2.646		2.754				
		TJ = 25°C,	3.8 V < V <sub>IN</sub> < 10 V		2.8		V			
	2.8-V Output	3.8 V < V <sub>IN</sub> < 10 V		2.744		2.856				
		T <sub>J</sub> = 25°C,	4.3 V < V <sub>IN</sub> < 10 V		3.3					
	3.3-V Output	4.3 V < V <sub>IN</sub> < 10 V		3.234		3.366				
		T <sub>J</sub> = 25°C,	6.0 V < V <sub>IN</sub> < 10 V		5.0					
	5.0-V Output	6.0 V < V <sub>IN</sub> < 10 V		4.900		5.100	V			
· · · · · · · · · · · · · · · · · · ·		TJ = 25°C			92					
Quiescent current (GND current) (see	Notes 2 and 4)					125	25 μA			
		V <sub>O</sub> + 1 V < V <sub>I</sub> ≤ 10 V,	TJ = 25°C		0.005		%/V			
Output voltage line regulation ( $\Delta V_O/V$	O) (see Note 3)	$V_{O}$ + 1 V < $V_{I} \le 10 V$				0.05	%/V			
Load regulation		TJ = 25°C			1		mV			
Output noise voltage		BW = 300 Hz to 100 k TPS77318, TPS77418	BW = 300 Hz to 100 kHz, T <sub>J</sub> = 25°C,				μVrms			
Output current limit		$V_{O} = 0 V$			0.9	1.3	А			
Peak output current		2 ms pulse width,	50% duty cycle		400		mA			
Thermal shutdown junction temperatu	ire				144		°C			
		EN = VL	T_J = 25°C			1	μA			
Standby current		EN = VI	•			3	μA			
FB input current	Adjustable voltage	FB = 1.5 V				1	μA			
High level enable input voltage	•			2			V			
Low level enable input voltage		Ī				0.7	V			
Enable input current				-1		1	μA			
Power supply ripple rejection (TPS77	318, TPS77418)	f = 1 kHz,	TJ = 25°C		55		dB			

NOTES: 2. Minimum input operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. Maximum input voltage = 10 V, minimum output current 1 mA.

3. If  $V_O < 1.8$  V then  $V_{I(max)} = 10$  V,  $V_{I(min)} = 2.7$  V:

Line regulation (mV) = 
$$(\%/V) \times \frac{V_O(V_{I(max)} - 2.7 V)}{100} \times 1000$$

If  $V_O > 2.5 \text{ V}$  then  $V_{I(max)} = 10 \text{ V}$ ,  $V_{I(min)} = V_O + 1 \text{ V}$ :

Line regulation (mV) = 
$$(\%/V) \times \frac{V_O(V_{I(max)} - (V_O + 1))}{100} \times 1000$$

4. IO = 1 mA to 250 mA



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

# electrical characteristics over recommended operating junction temperature range (T<sub>J</sub> = -40°C to 125°C), V<sub>I</sub> = V<sub>O(typ)</sub> + 1 V, I<sub>O</sub> = 1 mA, $\overline{EN}$ = 0 V, C<sub>O</sub> = 10 $\mu$ F (unless otherwise noted) (continued)

	PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
	Minimum input voltage for valid	PG	I(PG) = 300 μA,	V(PG) ≤ 0.8 V		1.1		V
Trip threshold voltage			V <sub>O</sub> decreasing		79		85	%VC
PG (TPS774xx)	Hysteresis voltage		Measured at VO			0.5		%VC
	Output low voltage		V <sub>I</sub> = 2.7 V,	l(PG) = 1 mA		0.15	0.4	V
Leakage current			V(PG) = 5 V				1	μΑ
	Minimum input voltage for valid	RESET	I <sub>(RESET)</sub> = 300 μ	A		1.1		V
	Trip threshold voltage		VO decreasing		92		98	%VC
	Hysteresis voltage		Measured at VO			0.5		%VC
(TPS773xx)	Output low voltage		V <sub>I</sub> = 2.7 V,	I(RESET) = 1 mA		0.15	0.4	V
	Leakage current		V(RESET) = 5 V				1	μΑ
	RESET time-out delay					220		ms
			I <sub>O</sub> = 250 mA, T	J = 25°C		270		
		2.8-V Output	I <sub>O</sub> = 250 mA				475	
VDO	Dropout voltage (see Note 5)		I <sub>O</sub> = 250 mA, T	J = 25°C		200		.,
		3.3-V Output	I <sub>O</sub> = 250 mA				330	mV
<u> </u>			I <sub>O</sub> = 250 mA, T	J = 25°C		125		
V <sub>DO</sub>	Dropout voltage (see Note 5)	5.0-V Output	IO = 250 mA				190	

NOTE 5: IN voltage equals V<sub>O</sub>(typ) – 100 mV; 1.5 V, 1.6 V, 1.8-V, and 2.7-V dropout voltage limited by input voltage range limitations (i.e., 3.3 V input voltage needs to drop to 3.2 V for purpose of this test).


### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

			FIGURE
.,		vs Output current	2, 3
VO	Output voltage	vs Junction temperature	4, 5
	Ground current	vs Junction temperature	6
	Power supply rejection ratio	vs Frequency	7
	Output spectral noise density	vs Frequency	8
Zo	Output impedance	vs Frequency	9
.,		vs Input voltage	10
VDO	Dropout voltage	vs Junction temperature	11
	Line transient response		12, 14
	Load transient response		13, 15
	Output voltage and enable pulse	vs Time	16
	Equivalent series resistance (ESR)	vs Output current	18 – 21



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001




### **TYPICAL CHARACTERISTICS**




SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

### **TYPICAL CHARACTERISTICS**











SLVS281E - FEBRUARY 2000 - REVISED JULY 2001













### TPS77301/315/316/318/327/328/333/350 WITH RESET OUTPUT TPS77401/415/418/427/428/433/450 WITH POWER GOOD OUTPUT 250-mA LDO REGULATORS WITH 8-PIN MSOP PACKAGING SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

**TYPICAL CHARACTERISTICS** 





SLVS281E - FEBRUARY 2000 - REVISED JULY 2001



### **TYPICAL CHARACTERISTICS**







Figure 17. Test Circuit for Typical Regions of Stability (Figures 18 through 21) (Fixed Output Options)



SLVS281E – FEBRUARY 2000 – REVISED JULY 2001

### TYPICAL CHARACTERISTICS



<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.



SLVS281E – FEBRUARY 2000 – REVISED JULY 2001

### APPLICATION INFORMATION

#### pin functions

#### enable (EN)

The EN terminal is an input which enables or shuts down the device. If EN is a logic high, the device will be in shutdown mode. When EN goes to logic low, then the device will be enabled.

#### power good (PG) (TPS774xx)

The PG terminal is an open drain, active high output that indicates the status of V<sub>out</sub> (output of the LDO). When V<sub>out</sub> reaches 82% of the regulated voltage, PG will go to a high-impedance state. It will go to a low-impedance state when V<sub>out</sub> falls below 82% (i.e. over load condition) of the regulated voltage. The open drain output of the PG terminal requires a pullup resistor.

#### sense (SENSE)

The SENSE terminal of the fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the SENSE connection in such a way to minimize/avoid noise pickup. Adding RC networks between the SENSE terminal and V<sub>out</sub> to filter noise is not recommended because it may cause the regulator to oscillate.

#### feedback (FB)

FB is an input terminal used for the adjustable-output options and must be connected to an external feedback resistor divider. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V<sub>out</sub> to filter noise is not recommended because it may cause the regulator to oscillate.

#### reset (RESET) (TPS773xx)

The  $\overline{\text{RESET}}$  terminal is an open drain, active low output that indicates the status of V<sub>out</sub>. When V<sub>out</sub> reaches 95% of the regulated voltage,  $\overline{\text{RESET}}$  will go to a high-impedance state after a 220-ms delay.  $\overline{\text{RESET}}$  will go to a low-impedance state when V<sub>out</sub> is below 95% of the regulated voltage. The open-drain output of the  $\overline{\text{RESET}}$  terminal requires a pullup resistor.

#### external capacitor requirements

An input capacitor is not usually required; however, a bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS773xx or TPS774xx is located more than a few inches from the power supply. A higher-capacitance capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Most low noise LDOs require an external capacitor to further reduce noise. This will impact the cost and board space. The TPS773xx and TPS774xx have very low noise specification requirements without using any external components.

Like all low dropout regulators, the TPS773xx or TPS774xx requires an output capacitor connected between OUT (output of the LDO) and GND (signal ground) to stabilize the internal control loop. The minimum recommended capacitance value is 1  $\mu$ F provided the ESR meets the requirement in Figures 19 and 21. In addition, a low-ESR capacitor can be used if the capacitance is at least 10  $\mu$ F and the ESR meets the requirements in Figures 18 and 20. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

### APPLICATION INFORMATION

### external capacitor requirements (continued)

Ceramic capacitors have different types of dielectric material with each exhibiting different temperature and voltage variation. The most common types are X5R, X7R, Y5U, Z5U, and NPO. The NPO type ceramic type capacitors are generally the most stable over temperature. However, the X5R and X7R are also relatively stable over temperature (with the X7R being the more stable of the two) and are therefore acceptable to use. The Y5U and Z5U types provide high capacitance in a small geometry, but exhibit large variations over temperature; therefore, the Y5U and Z5U are not generally recommended for use on this LDO. Independent of which type of capacitor is used, one must make certain that at the worst case condition the capacitance/ESR meets the requirement specified in Figures 18 - 21.

Figure 22 shows the output capacitor and its parasitic impedances in a typical LDO output stage.




Figure 22. LDO Output Stage With Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage (V<sub>Cout</sub> = V<sub>out</sub>). This means no current is flowing into the C<sub>out</sub> branch. If Iout suddenly increases (transient condition), the following occurs:

- The LDO is not able to supply the sudden current need due to its response time (t1 in Figure 23). Therefore, capacitor Cout provides the current for the new load condition (dashed arrow). Cout now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop will occur at R<sub>ESR</sub>. This voltage is shown as V<sub>ESR</sub> in Figure 22.
- When Cout is conducting current to the load, initial voltage at the load will be Vout = VCout VESR. Due to the discharge of Cout, the output voltage Vout will drop continuously until the response time t1 of the LDO is reached and the LDO will resume supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t<sub>2</sub> in Figure 23.

The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.

From above, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the bigger the voltage droop during the LDO response period.



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

### **APPLICATION INFORMATION**

#### conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.




Figure 23. Correlation of Different ESRs and Their Influence to the Regulation of V<sub>out</sub> at a Load Step From Low-to-High Output Current



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

### **APPLICATION INFORMATION**

### programming the TPS77x01 adjustable LDO regulator

The output voltage of the TPS77x01 adjustable regulator is programmed using an external resistor divider as shown in Figure 24. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$
(1)

Where:

 $V_{ref} = 1.1834 V$  typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 50- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided, as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at 50  $\mu$ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2$$



OUTPUT VOLTAGE PROGRAMMING GUIDE

(2)

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	33.5	30.1	kΩ
3.3 V	53.8	30.1	kΩ
3.6 V	61.5	30.1	kΩ

NOTE: To reduce noise and prevent oscillation, R1 and R2 need to be as close as possible to the FB/SENSE terminal.

Figure 24. TPS77x01 Adjustable LDO Regulator Programming



SLVS281E - FEBRUARY 2000 - REVISED JULY 2001

### **APPLICATION INFORMATION**

#### regulator protection

The TPS773xx or TPS774xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS773xx or TPS774xx also features internal current limiting and thermal protection. During normal operation, the TPS773xx or TPS774xx limits output current to approximately 0.9 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, PD(max), and the actual dissipation, PD, which must be less than or equal to PD(max).

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA}}$$

Where:

 $T_1$  max is the maximum allowable junction temperature.

R<sub>0.JA</sub> is the thermal resistance junction-to-ambient for the package, i.e., 266.2°C/W for the 8-terminal MSOP with no airflow.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.





11-Oct-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS77301DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGF	Samples
TPS77301DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGF	Samples
TPS77315DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGG	Samples
TPS77315DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGG	Samples
TPS77316DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AWF	Samples
TPS77316DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AWF	Samples
TPS77316DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AWF	Samples
TPS77318DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGH	Samples
TPS77318DGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGH	Samples
TPS77318DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGH	Samples
TPS77328DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGK	Samples
TPS77328DGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGK	Samples
TPS77333DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGM	Samples
TPS77333DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGM	Samples
TPS77333DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGM	Samples
TPS77350DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGN	Samples
TPS77350DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGN	Samples



11-Oct-2018

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS77401DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGO	Samples
TPS77415DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGP	Samples
TPS77418DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGQ	Samples
TPS77418DGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGQ	Samples
TPS77428DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGT	Samples
TPS77433DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGV	Samples
TPS77433DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGV	Samples
TPS77433DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGV	Samples
TPS77450DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AGW	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

11-Oct-2018

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS77301DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77315DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77316DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77318DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77333DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77350DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS77433DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS77301DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77315DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77316DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77318DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77333DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77350DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TPS77433DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated