

# CY7C188

# 32 K × 9 Static RAM

### Features

- High speed □ 20 ns
- Automatic power-down when deselected
- Low active power □ 935 mW
- Low standby power 83 mW
- CMOS for optimum speed/power
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Available in non Pb-free 32-pin Molded SOJ (300 Mils)

## **Functional Description**

The CY7C188 is a high-performance CMOS static RAM organized as 32,768 words by 9 bits. Easy memory expansion is provided by an active-LOW chip enable ( $\overline{CE}_1$ ), an active-HIGH chip enable ( $\overline{CE}_2$ ), an active-LOW output enable ( $\overline{OE}$ ), and tri-state drivers. The device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.


Writing to the device is accomplished by taking  $\overline{CE}_1$  and write enable (WE) inputs LOW and  $CE_2$  input HIGH. Data on the nine I/O pins (I/O<sub>0</sub>–I/O<sub>8</sub>) is then written into the location specified on the address pins (A<sub>0</sub>–A<sub>14</sub>).

Reading from the device is accomplished by taking  $\overline{CE}_1$  and  $\overline{OE}$  LOW while forcing  $\overline{WE}$  and  $CE_2$  HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The nine input/output pins (I/O<sub>0</sub>–I/O<sub>8</sub>) are placed in a high-impedance state when the device is deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW), the outputs are disabled (OE HIGH), or during a write operation (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW).

The CY7C188 is available in standard 300-mil-wide SOJ.

### Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 38-05053 Rev. \*D 198 Champion Court

# CY7C188



## Contents

Pin Configuration	. 3
Selection Guide	. 3
Maximum Ratings	.4
Operating Range	.4
Electrical Characteristics	
Capacitance	. 5
AC Test Loads and Waveforms	. 5
Switching Characteristics	. 6
Switching Waveforms	.7
Truth Table	. 9
Ordering Information	. 9
Ordering Code Definitions	

Package Diagram Acronyms	
Document Conventions	
Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	13
Worldwide Sales and Design Support	13
Products	13
PSoC® Solutions	13
Cypress Developer Community	13
Technical Support	





# **Pin Configuration**

### Figure 1. 32-pin SOJ pinout

j			
NC	1	32	V <sub>CC</sub>
NC 🗌	2	31	A <sub>14</sub>
A <sub>8</sub>	3	30	CE <sub>2</sub>
A7 🗌	4	29	WE
A <sub>6</sub>	5	28	A <sub>13</sub>
A5 🗌	6	27	A <sub>9</sub>
A4 🗆	7	26	A <sub>10</sub>
A3 🗆	8	25	A <sub>11</sub>
A <sub>2</sub>	9	24	OE
A <sub>1</sub>	10	23	A <sub>12</sub>
A <sub>0</sub>	11	22	CE <sub>1</sub>
I/O <sub>0</sub>	12	21	I/O <sub>8</sub>
I/O <sub>1</sub>	13	20	I/O <sub>7</sub>
I/O <sub>2</sub>	14	19	I/O <sub>6</sub>
I/O <sub>3</sub>	15	18	I/O <sub>5</sub>
GND	16	17	I/O <sub>4</sub>

# **Selection Guide**

Description	-20
Maximum Access Time (ns)	20
Maximum Operating Current (mA)	170
Maximum CMOS Standby Current (mA)	15

# **CY7C188**



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage Temperature65 °C to +150 °C
Ambient Temperature with Power Applied–55 °C to +125 °C
Supply Voltage on V <sub>CC</sub> Relative to GND (Pin 32 to Pin 16)–0.5 V to +7.0 V
DC Voltage Applied to Outputs in high Z State $^{[1]}$ 0.5 V to V_{CC} + 0.5 V

DC Input Voltage [1]	–0.5 V to $V_{CC}$ + 0.5 V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature V <sub>CC</sub>	
Commercial	0 °C to +70 °C	$5 \text{ V} \pm 10\%$

# **Electrical Characteristics**

Over the Operating Range

Parameter [2]	Description	Test Conditions	-20		Unit
Parameter	Description	Test conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	2.4	-	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA	-	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage [1]		-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	-5	+5	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC}$ , Output Disabled	-5	+5	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{RC}$	-	170	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current – TTL Inputs	$ \begin{array}{l} \text{Max } V_{CC}, \overline{CE}_1 \geq V_{IH} \text{ or } CE_2 \leq V_{IL}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, f = f_{MAX} \end{array} $	-	35	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current – CMOS Inputs	$ \begin{array}{l} \mbox{Max } V_{CC}, \ \overline{CE}_1 \geq V_{CC} - 0.3 \ \mbox{V or } CE_2 \leq 0.3 \ \mbox{V}, \\ V_{IN} \geq V_{CC} - 0.3 \ \mbox{V or } V_{IN} \leq 0.3 \ \mbox{V}, \ \mbox{f = 0} \end{array} $	_	15	mA


Notes
1. Minimum voltage is equal to -2.0 V for pulse durations less than 20 ns.
2. See the last page of this specification for Group A subgroup testing information.




### Capacitance

Parameter <sup>[3]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub> : Addresses	Input Capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V	6	pF
C <sub>IN</sub> : Controls	Input Capacitance		8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

### **AC Test Loads and Waveforms**





- Tested initially and after any design or process changes that may affect these parameters.
   Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 5.  $t_{HZOE}$ ,  $t_{HZOE}$ , and  $t_{HZWE}$  are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.





# **Switching Characteristics**


Over the Operating Range

Parameter [6, 7]	Description	-:	-20	
Parameter	Description	Min	Max	Unit
READ CYCLE				
t <sub>RC</sub>	Read Cycle Time	20	-	ns
t <sub>AA</sub>	Address to Data Valid	-	20	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	-	ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW or $CE_2$ HIGH to Data Valid	-	20	ns
t <sub>DOE</sub>	OE LOW to Data Valid	-	9	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[8]</sup>	0	-	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[8, 9]</sup>	-	9	ns
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW or $CE_2$ HIGH to low $Z^{[8]}$	3	-	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to high Z <sup>[8, 9]</sup>	-	9	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW or $CE_2$ HIGH to power-up	0	-	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to power-down	_	20	ns
WRITE CYCLE <sup>[1</sup>	0, 11]			
t <sub>WC</sub>	Write Cycle Time	20	-	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Write End	15	-	ns
t <sub>AW</sub>	Address set-up to Write End	15	-	ns
t <sub>HA</sub>	Address Hold from Write End	0	-	ns
t <sub>SA</sub>	Address set-up to Write Start	0	-	ns
t <sub>PWE</sub>	WE Pulse Width	15	-	ns
t <sub>SD</sub>	Data Set-Up to Write End	10	-	ns
t <sub>HD</sub>	Data Hold from Write End	0	-	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[9]</sup>	0	7	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[8, 9]</sup>	3	-	ns

- Notes
  6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
  7. See the last page of this specification for Group A subgroup testing information.
  8. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
  9. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of A<u>C</u> Test Loads. Transition is measured ±500 mV from steady-state voltage.
  10. The internal write time of the memory is defined by the overlap of CE<sub>1</sub>, LOW, CE<sub>2</sub> HIGH, and WE LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data <u>input</u> set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
  11. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




### **Switching Waveforms**




- 12. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ . 13. WE is HIGH for read cycle.
- 14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
- 15. Timing parameters are the same for all chip enable signals ( $\overline{CE}_1$  and  $CE_2$ ), so only the timing for  $\overline{CE}_1$  is shown. 16. The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$ , LOW, CE<sub>2</sub> HIGH, and WE LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. 17. Data I/O is high impedance if  $\overline{OE} = V_{\text{IH}}$ . 18. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
- 19. During this period, the I/Os are in the output state and input signals should not be applied.



### Switching Waveforms (Continued)



# Figure 7. Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [21, 23, 24]



- Notes
  20. The internal write time of the memory is defined by the overlap of CE<sub>1</sub>, LOW, CE<sub>2</sub> HIGH, and WE LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
  21. Timing parameters are the same for all chip enable signals (CE<sub>1</sub> and CE<sub>2</sub>), so only the timing for CE<sub>1</sub> is shown.
  22. Data I/O is high impedance if OE = V<sub>IH</sub>.
  23. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
  24. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
  25. During this period, the I/Os are in the output state and input signals should not be applied.




## **Truth Table**

CE	WE	OE	Input/Output	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, Output Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C188-20VC	51-85041	32-pin Molded SOJ (300 Mils)	Commercial

### Ordering Code Definitions









# Package Diagram





DIMENSIONS IN INCHES MIN. MAX. LEAD COPLANARITY 0.004 MAX.



51-85041 \*C



# Acronyms

Acronym	Description		
CMOS	Complementary Metal Oxide Semiconductor		
CE	Chip Enable		
DIP	Dual In-line Package		
I/O	Input/Output		
OE	Output Enable		
SRAM	Static Random Access Memory		
SOJ	Small Outline J-lead		
TTL	Transistor-Transistor Logic		
WE	Write Enable		

## **Document Conventions**

### Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μA	microampere		
mA	milliampere		
mV	millivolt		
mW	milliwatt		
ns	nanosecond		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

ocument Title: CY7C188, 32 K × 9 Static RAM ocument Number: 38-05053					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	107155	09/10/01	SZV	Change from Spec number: 38-00220 to 38-05053	
*A	506367	See ECN	NXR	Changed the description of $I_{IX}$ from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed $I_{OS}$ parameter from DC Electrical Characteristics table Updated Ordering Information table	
*B	2894123	03/17/2010	VKN	Added Table of Contents Removed 15 ns speed bin Updated Ordering Information table Updated Package Diagram (Figure 1) Added Sales, Solutions, and Legal Information	
*C	3096933	11/30/2010	PRAS	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits.	
*D	4214637	12/09/2013	VINI	Updated Package Diagram: spec 51-85041 – Changed revision from *B to *C. Updated in new template.	
				Completing Sunset Review.	





### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### **PSoC<sup>®</sup> Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2001-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 38-05053 Rev. \*D

Revised December 9, 2013

Page 13 of 13

All products and company names mentioned in this document may be the trademarks of their respective holders.