



Order

Now





Fexas Instruments

SN74LVC8T245-EP

SCES770A - DECEMBER 2008 - REVISED MARCH 2017

SN74LVC8T245-EP 8-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and Tri-State Outputs

Features 1

- Control Inputs VIH/VII Levels Are Referenced to V_{CCA} Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Are in the High-Impedance State
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 4000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A) _
 - 1000-V Charged-Device Model (C101)

2 Applications

- **Controlled Baseline**
- One Assembly/Test Site
- **One Fabrication Site**
- Available in Military (-55°C/125°C) Temperature Range (1)
- Extended Product Life Cycle
- **Extended Product-Change Notification**
- Product Traceability

3 Description

This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74LVC8T245-EP is optimized to operate with V_{CCA} and V_{CCB} set at 1.65 V to 5.5 V. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes.

SN74LVC8T245-EP The is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.


The SN74LVC8T245-EP is designed so that the control pins (DIR and \overline{OE}) are supplied by V_{CCA}.

Device I	nforma	ation ⁽¹⁾
-----------------	--------	----------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (24)	4.40 mm × 7.80 mm
SN74LVC8T245-EP	SOIC (24)	7.50 mm × 15.40 mm
	VQFN (24)	3.50 mm × 5.50 mm

(1) Additional temperature ranges are available - contact factory.

(1) For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels



Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Des	cription (continued) 3
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information PW, DW and RHL6
	7.5	Electrical Characteristics
	7.6	Switching Characteristics 7
	7.7	Switching Characteristics 7
	7.8	Switching Characteristics 8
	7.9	Switching Characteristics 8
	7.10	Operating Characteristics
8	Para	ameter Measurement Information
9	Deta	ailed Description 10

	9.1	Overview	10
	9.2	Functional Block Diagram	10
	9.3	Feature Description	10
	9.4	Device Functional Modes	10
10	Арр	lication and Implementation	11
	10.1	Application Information	11
	10.2	Typical Application	11
11	Pow	er Supply Recommendations	13
12	Lay	out	14
	12.1	Layout Guidelines	14
	12.2	Layout Example	14
13	Dev	ice and Documentation Support	15
	13.1	Receiving Notification of Documentation Updates	15
	13.2	Community Resources	15
	13.3	Trademarks	15
	13.4	Electrostatic Discharge Caution	15
	13.5	Glossary	15
14		hanical, Packaging, and Orderable mation	15

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (December 2008) to Revision A

•	Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes,
	Application and Implementation section, Power Supply Recommendations section, Layout section, Device and
	Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Changed Ordering Information table to Device Information table 1
•	Added SOIC and VQFN packages to data sheet 1
•	Added the temperature conditions for MIN, TYP, and MAX in the <i>Electrical Characteristics</i> table
•	Changed $T_A = -55^{\circ}$ C to 125°C values for I_I , I_{off} , I_{OZ} , I_{CCA} , I_{CCB} , and $I_{CCA} + I_{CCB}$ in the <i>Electrical Characteristics</i> table



5 Description (continued)


This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, all outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

6 Pin Configuration and Functions

PW or DW Package 24-Pin TSSOP or SOIC (Top View)							
V _{CCA} [DIR] A1 [A2] A3 [A3 [A5] A5 [A6] A8 [GND]	1 2 3 4 5 6 7 8 9 10 11	24 23 22 21 20 19 18 17 16 15 14	V _{CCB} V _{CCB} B1 B2 B3 B4 B5 B6 B7 B8				
GND [12	13	GND				



Pin Functions

PIN		1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
A1	3	I/O	Input/output A1. Referenced to V _{CCA} .			
A2	4	I/O	Input/output A2. Referenced to V _{CCA} .			
A3	5	I/O	Input/output A3. Referenced to V _{CCA} .			
A4	6	I/O	Input/output A4. Referenced to V _{CCA} .			
A5	7	I/O	Input/output A5. Referenced to V _{CCA} .			
A6	8	I/O	Input/output A6. Referenced to V _{CCA} .			
A7	9	I/O	Input/output A7. Referenced to V _{CCA} .			
A8	10	I/O	Input/output A8. Referenced to V _{CCA} .			
B1	21	I/O	Input/output B1. Referenced to V _{CCB} .			
B2	20	I/O	Input/output B2. Referenced to V _{CCB} .			
B3	19	I/O	Input/output B3. Referenced to V _{CCB} .			
B4	18	I/O	Input/output B4. Referenced to V _{CCB} .			
B5	17	I/O	Input/output B5. Referenced to V _{CCB} .			
B6	16	I/O	Input/output B6. Referenced to V _{CCB} .			
B7	15	I/O	Input/output B7. Referenced to V _{CCB} .			
B8	14	I/O	Input/output B8. Referenced to V _{CCB} .			
DIR	2	I	Direction-control signal.			
GND	11, 12, 13	G	Ground.			
ŌĒ	22	I	Tri-state output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in tri-state mode. Referenced to V_{CCA}			
V _{CCA}	1	Р	A-port supply voltage. 1.65 V \leq V _{CCA} \leq 5.5 V.			
V _{CCB}	23, 24	Р	B-port supply voltage. 1.65 V \leq V _{CCA} \leq 5.5 V.			

Copyright © 2008–2017, Texas Instruments Incorporated

SN74LVC8T245-EP

SCES770A - DECEMBER 2008 - REVISED MARCH 2017



www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CCA} V _{CCB}	Supply voltage		-0.5	6.5	V	
		I/O ports (A port)	-0.5	6.5		
VI	Input voltage ⁽²⁾	I/O ports (B port)	(B port) -0.5 6.5			
		Control inputs	-0.5	6.5		
v	Voltage applied to any output	A port	-0.5	6.5	N/	
Vo	in the high-impedance or power-off state ⁽²⁾	B port	-0.5	6.5	V	
V	Voltage applied to any output in the high or low state $\binom{2}{3}$	A port	-0.5 V _{CCA} + 0		V	
Vo	Voltage applied to any output in the high or low state $^{(2)}$ (3)	B port	-0.5	V _{CCB} + 0.5	v	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
I _O	Continuous output current			±50	mA	
	Continuous current through each V _{CCA} , V _{CCB} , and GND			±100	mA	
$R_{\theta JA}$	Package thermal impedance ⁽⁴⁾			88	°C/W	
T _{stg}	Storage temperature		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 6.5-V maximum if the output current rating is observed.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V
		Machine model	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

4

Copyright © 2008–2017, Texas Instruments Incorporated



SN74LVC8T245-EP

SCES770A - DECEMBER 2008 - REVISED MARCH 2017

www.ti.com

7.3 Recommended Operating Conditions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

			V _{CCI}	V _{cco}	MIN	MAX	UNIT	
V _{CCA} Supply voltage					1.65	5.5	V	
V _{CCB}	Supply voltage				1.65	5.5	v	
			1.65 to 1.95 V		V _{CCI} × 0.65			
V	High-level	Data inputs ⁽⁵⁾	2.3 to 2.7 V		1.7		V	
V _{IH}	input voltage	Data inputs	3 to 3.6 V		2		v	
			4.5 to 5.5 V		$V_{CCI} \times 0.7$			
			1.65 to 1.95 V			$V_{CCI} \times 0.35$		
	Low-level	Data inputs ⁽⁵⁾	2.3 to 2.7 V			0.7	V	
V _{IL}	input voltage	Data Inputs V	3 to 3.6 V			0.8	V	
			4.5 to 5.5 V			$V_{CCI} \times 0.3$		
			1.65 to 1.95 V		V _{CCA} × 0.65			
VIH	High-level	Control inputs	2.3 to 2.7 V		1.7		V	
·IN	input voltage	(referenced to V_{CCA}) ⁽⁶⁾	3 to 3.6 V		2		v	
			4.5 to 5.5 V		$V_{CCA} \times 0.7$			
	Low-level input voltage		1.65 to 1.95 V			V _{CCA} × 0.35		
V _{IL}		Control inputs (referenced to V_{CCA}) ⁽⁶⁾	2.3 to 2.7 V			0.7	V	
- 12			3 to 3.6 V			0.8	-	
			4.5 to 5.5 V			$V_{CCA} \times 0.3$		
VI	Input voltage	Control inputs			0	5.5	V	
V	Input/output	Active state			0	V _{cco}	V	
V _{I/O}	voltage	Tri-state			0	5.5	v	
				1.65 to 1.95 V		-4		
		ourroat		2.3 to 2.7 V		-8		
I _{OH}	High-level output	current		3 to 3.6 V		-24	mA	
				4.5 to 5.5 V		-32		
				1.65 to 1.95 V		4		
	Low-level output	ourropt		2.3 to 2.7 V		8	mA	
I _{OL}	Low-level output	current		3 to 3.6 V		24	ША	
				4.5 to 5.5 V		32		
			1.65 to 1.95 V			20		
Δt/Δv	Input transition	Data inputs	2.3 to 2.7 V			20	ns/V	
	rise or fall rate		3 to 3.6 V			10	115/ V	
			4.5 to 5.5 V			5		
T _A	Operating free-air	temperature			-55	125	°C	

 V_{CCI} is the V_{CC} associated with the data input port. (1)

(2)

 V_{CCO} is the V_{CC} associated with the output port. All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CCI} or GND) to ensure (3) proper device operation and minimize power. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

All unused control inputs must be held at V_{CCA} or GND to ensure proper device operation and minimize power consumption. (4)

(5)

For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V. For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V. (6)

SCES770A - DECEMBER 2008-REVISED MARCH 2017

www.ti.com

7.4 Thermal Information PW, DW and RHL

		SN74LVC8T245-EP				
	THERMAL METRIC ⁽¹⁾	PW	DW	RHL	UNIT	
		24 PINS	24 PINS	24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.6	68.1	36.2	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	27.6	35.6	27.9	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	45.3	37.8	13.5	°C/W	
ΨJT	Junction-to-top characterization parameter	1.3	13	0.5	°C/W	
Ψјв	Junction-to-board characterization parameter	44.8	37.5	13.4	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	3.6	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS		V V	Tے	T _A = 25°C		T _A = -55°C to 125°C		UNIT	
		TEST CONDI	TIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
		$I_{OH} = -100 \ \mu A$,	$V_{I} = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V				$V_{\rm CCO}$ – 0.1		
		$I_{OH} = -4 \text{ mA},$	$V_{I} = V_{IH}$	1.65 V	1.65 V				1.2		
V _{OH}		$I_{OH} = -8 \text{ mA},$	$V_{I} = V_{IH}$	2.3 V	2.3 V				1.9		V
		$I_{OH} = -24 \text{ mA},$	$V_{I} = V_{IH}$	3 V	3 V				2.4		
		I _{OH} = -32 mA,	$V_{I} = V_{IH}$	4.5 V	4.5 V				3.8		
		I _{OL} = 100 μA,	$V_{I} = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V					0.1	
		$I_{OL} = 4 \text{ mA},$	$V_{I} = V_{IL}$	1.65 V	1.65 V					0.45	
V _{OL}		I _{OL} = 8 mA,	$V_I = V_{IL}$	2.3 V	2.3 V					0.3	V
		I _{OL} = 24 mA,	$V_I = V_{IL}$	3 V	3 V					0.55	
		I _{OL} = 32 mA,	$V_I = V_{IL}$	4.5 V	4.5 V					0.55	
I _I	DIR	$V_I = V_{CCA}$ or GND		1.65 V to 5.5 V	1.65 V to 5.5 V	-1		1	-2	2	μA
	A or B		\ /	0 V	0 V to 5.5 V	-1		1	-11	11	•
I _{off}	port	$V_{\rm I}$ or $V_{\rm O}$ = 0 to 5.5	V	0 V to 5.5 V	0 V	-1		1	-11	11	μA
I _{OZ}	A or B port	$\frac{V_{O}}{OE} = V_{CCO} \text{ or GND}$ $OE = V_{IH}$,	1.65 V to 5.5 V	1.65 V to 5.5 V	-1		1	-6	6	μA
				1.65 V to 5.5 V	1.65 V to 5.5 V					20	
I _{CCA}		$V_I = V_{CCI}$ or GND,	$I_{O} = 0$	5 V	0 V					20	μA
				0 V	5 V					-10	
				1.65 V to 5.5 V	1.65 V to 5.5 V					20	
I _{CCB}		$V_{I} = V_{CCI}$ or GND, $I_{O} = 0$		5 V	0 V					-10	μA
				0 V	5 V					20	
I _{CCA} + I _{CCB}		$V_{I} = V_{CCI}$ or GND,	$I_{O} = 0$	1.65 V to 5.5 V	1.65 V to 5.5 V					40	μA
	A port	One A port at V_{CCA} DIR at V_{CCA} , B por								50	
∆I _{CCA}	DIR	DIR at $V_{CCA} - 0.6$ B port = open, A port at V_{CCA} or G		3 V to 5.5 V	3 V to 5.5 V					50	μΑ
ΔI_{CCB}	B port	One B port at V _{CCE} DIR at GND, A por		3 V to 5.5 V	3 V to 5.5 V					50	μA
Ci	Control inputs	$V_{I} = V_{CCA}$ or GND		3.3 V	3.3 V		4			5	pF
C _{io}	A or B port	$V_{O} = V_{CCA/B}$ or GN	D	3.3 V	3.3 V		8.5			10	pF

 $\begin{array}{ll} \mbox{(1)} & V_{CCO} \mbox{ is the } V_{CC} \mbox{ associated with the output port.} \\ \mbox{(2)} & V_{CCI} \mbox{ is the } V_{CC} \mbox{ associated with the input port.} \end{array}$



7.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INPUT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.7	25.9	1.3	13.2	1	11.4	0.8	11.1	ns
t _{PHL}	A	В	1.7	23.9	1.5	13.2		11.4	0.0	11.1	115
t _{PLH}	В	А	0.9	28.8	0.8	27.6	0.7	27.4	0.7	27.4	200
t _{PHL}	D	A	0.9	20.0	0.8	27.0	0.7	27.4	0.7	27.4	ns
t _{PHZ}	OE	А	1.5	33.6	1.5	33.4	1.5	33.3	1 /	33.2	ns
t _{PLZ}	UL	~	1.5	55.0	1.5	55.4	1.5	55.5	1.4	55.Z	115
t _{PHZ}	ŌĒ	D	B 2.4 36.2 1.9 17.1 1.7	16	12	14.3	ns				
t _{PLZ}	UE	D	2.4	30.2	1.9	17.1	1.7	10	1.5	14.5	115
t _{PZH}	ŌĒ	А	0.4	28	0.4	27.8	0.4	27.7	0.4	27.7	20
t _{PZL}	UE	A	0.4	20	0.4	21.0	0.4	21.1	0.4	21.1	ns
t _{PZH}	OE	В	1.8	40	1.5	20	1.2	16.6	0.9	14.8	ns
t _{PZL}	UE	۵	1.0	40	1.5	20	1.2	10.0	0.9	14.0	115

7.7 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	TO (OUTPUT) V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} ± 0.	UNIT	
	(INPUT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.5	25.4	1.2	13	0.8	10.2	0.6	8.8	ns
t _{PHL}	A	В	1.5	23.4	1.2	15	0.0	10.2	0.0	0.0	115
t _{PLH}	В	А	1.2	13.3	1	13.1	1	12.9	0.9	12.8	ns
t _{PHL}	В	A	1.2	15.5	I	13.1	1	12.9	0.9	12.0	115
t _{PHZ}	ŌĒ	А	1.4	13	1.4	13	1.4	13	1.4	13	ns
t _{PLZ}	OL	~	1.4	15	1.4	15	1.4	15	1.4	15	115
t _{PHZ}	OE	В	2.3	33.6	1.8	15	1.7	14.3	0.9	10.9	ns
t _{PLZ}	OL	В	2.5	55.0	1.0	15	1.7	14.5	0.9	10.9	115
t _{PZH}	OE	А	1	17.2	1	17.3	1	17.2	1	17.3	20
t _{PZL}	UE	A	1	17.2	I	17.5	I	17.2	I	17.5	ns
t _{PZH}	OE	В	17	32.2	1.5	18.1	1.2	14.1	1	11.2	20
t _{PZL}	UE	D	1.7	3Z.Z	1.5	10.1	1.2	14.1	I	11.2	ns

SN74LVC8T245-EP

SCES770A - DECEMBER 2008 - REVISED MARCH 2017



www.ti.com

7.8 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)			V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INPUT)	(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.5	25.2	1.1	12.8	0.8	10.3	0.5	10.4	ns
t _{PHL}	A	В	1.5	20.2	1.1	12.0	0.0	10.5	0.5	10.4	115
t _{PLH}	В	А	0.8	11.2	0.8	10.2	0.7	10.1	0.6	10	ns
t _{PHL}	В	A	0.0	11.2	0.8	10.2	0.7	10.1	0.0	10	115
t _{PHZ}	OE	А	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	ns
t _{PLZ}	OL	~	1.0	12.2	1.0	12.2	1.0	12.2	1.0	12.2	115
t _{PHZ}	OE	P	B 2.1 33 1.7 14.3 1.5 12	12.6	0.8	10.3	ns				
t _{PLZ}	UL	В	2.1	55	1.7	14.5	1.5	12.0	0.0	10.5	115
t _{PZH}	OE	А	0.8	14.1	0.8	13.6	0.8	13.2	0.8	13.6	ns
t _{PZL}	UL	~	0.0	14.1	0.8	13.0	0.0	13.2	0.0	13.0	115
t _{PZH}	OE	В	1.8	31.7	1.4	18.4	1.1	12.9	0.9	10.9	ns
t _{PZL}	UL	J	1.0	51.7	1.4	10.4	1.1	12.9	0.9	10.9	115

7.9 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

								, ,			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = ± 0.	2.5 V 2 V	V _{CC} = ± 0.		V _{CC} = ± 0.		UNIT
	(INPOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.5	25.4	1	12.8	0.7	10	0.4	8.2	20
t _{PHL}	A	D	1.5	25.4	Ι	12.0	0.7	10	0.4	0.2	ns
t _{PLH}	в	А	0.7	11	0.4	8.8	0.3	8.5	0.3	8.3	20
t _{PHL}	D	A	0.7	11	0.4	0.0	0.5	0.0	0.5	0.3	ns
t _{PHZ}	OE	А	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	ns
t _{PLZ}	UE	~	0.5	9.4	0.5	9.4	0.5	9.4	0.5	9.4	115
t _{PHZ}	OE	В	2	32.7	1.6	13.7	1.4	12	0.7	9.7	2
t _{PLZ}	0E	D	2	32.7	1.0	13.7	1.4	12	0.7	9.7	ns
t _{PZH}	OE	А	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	20
t _{PZL}	UE	A	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	ns
t _{PZH}	OE	В	4 5	24.6	10	10.4	1	13.7	0.0	10.7	
t _{PZL}	UE	В	1.5	31.6	1.3	18.4	1	13.7	0.9	10.7	ns

7.10 Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER TEST CONDITIONS		V _{CCA} = V _{CCB} = 1.8 V TYP	V _{CCA} = V _{CCB} = 2.5 V TYP	V _{CCA} = V _{CCB} = 3.3 V TYP	V _{CCA} = V _{CCB} = 5 V TYP	UNIT
a (1)	A-port input, B-port output		2	2	2	3	_
C_{pdA} ⁽¹⁾	B-port input, A-port output	$C_L = 0,$	12	13	13	16	pF
c (1)	A-port input, B-port output	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	13	13	14	16	~ Г
C _{pdB} ⁽¹⁾	B-port input, A-port output		2	2	2	3	pF

(1) Power dissipation capacitance per transceiver



8 Parameter Measurement Information



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , dv/dt \geq 1 V/ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. V_{CCI} is the V_{CC} associated with the input port.
 - I. V_{CCO} is the V_{CC} associated with the output port.
 - J. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




9 Detailed Description

9.1 Overview

The SN74LVC8T245-EP is an 8-bit, dual supply non-inverting voltage level translation. Pin Ax and direction control pin are support by V_{CCA} and pin Bx is support by V_{CCB} . The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

9.2 Functional Block Diagram



To Seven Other Channels

Figure 2. Logic Diagram (Positive Logic)

9.3 Feature Description

9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.65 V and 5.5 V making the device suitable for translating between any of the voltage nodes (1.8 V, 2.5 V, 3.3 V and 5 V).

9.3.2 I_{off} Supports Partial-Power-Down Mode Operation

Ioff prevents backflow current by disabling I/O output circuits when device is in partial-power-down mode.

9.4 Device Functional Modes

The SN74LVC8T245-EP is voltage level translator that can operate from 1.65 V to 5.5 V (V_{CCA}) and 1.65 V to 5.5 V (V_{CCB}). The signal translation between 1.65 V and 5.5 V requires direction control and output enable control. When OE is low and DIR is high, data transmission is from A to B. When OE is low and DIR is low, data transmission is from B to A. When OE is high, both output ports will be high-impedance.

		•	,	
CONTRO	L INPUTS	OUTPUT O	CIRCUITS	
OE	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	Х	Hi-Z	Hi-Z	Isolation

Table 1. Function Table⁽¹⁾ (Each 8-Bit Section)

(1) Input circuits of the data I/Os are always active.



10 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LVC8T245-EP device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum output current can be up to 32 mA when device is powered by 5 V.

10.2 Typical Application





SCES770A - DECEMBER 2008-REVISED MARCH 2017



www.ti.com

Typical Application (continued)

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 2.

PARAMETERS	VALUES								
Input voltage range	1.65 V to 5.5 V								
Output voltage	1.65 V to 5.5 V								

Table 2 Design Parameters

10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74LVC8T245-EP device to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74LVC8T245-EP device is driving to determine the output voltage range.

10.2.3 Application Curve




Figure 4. Translation Up (1.8 V to 5 V) at 2.5 MHz



11 Power Supply Recommendations

The SN74LVC8T245-EP device uses two separate configurable power-supply rails, VCCA and VCCB. VCCA accepts any supply voltage from 1.65 V to 5.5 V and VCCB accepts any supply voltage from 1.65 V to 5.5 V. The A port and B port are designed to track VCCA and VCCB respectively allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5 -V, 3.3-V and 5-V voltage nodes.


12 Layout

12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- · Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors helps adjust rise and fall times of signals depending on the system requirements.

12.2 Layout Example







13 Device and Documentation Support

13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



21-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CLVC8T245MRHLTEP	ACTIVE	VQFN	RHL	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	P8T245M	Samples
SN74LVC8T245MDWREP	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	LVC8T245M	Samples
SN74LVC8T245MPWREP	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	NH245MEP	Samples
V62/09615-01XE	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	NH245MEP	Samples
V62/09615-01YE	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	LVC8T245M	Samples
V62/09615-01ZE	ACTIVE	VQFN	RHL	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	P8T245M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

21-Apr-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC8T245-EP :

- Catalog: SN74LVC8T245
- Automotive: SN74LVC8T245-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC8T245MRHLTEP	VQFN	RHL	24	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN74LVC8T245MDWREP	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

10-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC8T245MRHLTEP	VQFN	RHL	24	250	210.0	185.0	35.0
SN74LVC8T245MDWREP	SOIC	DW	24	2000	367.0	367.0	45.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA




NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




MECHANICAL DATA



- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. JEDEC MO-241 package registration pending.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated