











ISO1540-Q1, ISO1541-Q1

SLLSEX0A - NOVEMBER 2016-REVISED APRIL 2019

# ISO154x-Q1 Low-Power Bidirectional I<sup>2</sup>C Isolators

#### 1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
  - Device temperature grade 1: -40°C to +125°C ambient operating temperature
  - Device HBM ESD classification level 3A
  - Device CDM ESD classification level C6
- Isolated bidirectional, I<sup>2</sup>C compatible, communication
- Supports up to 1-MHz operation
- 3-V to 5.5-V supply range
- Open-drain outputs With 3.5-mA Side 1 and 35mA Side 2 sink current capability
- ±50-kV/µs transient immunity (Typical)
- · Safety-related certifications:
  - 4242-V<sub>PK</sub> isolation per DIN VDE V 0884-11:2017-01
  - 2500-V<sub>RMS</sub> isolation for 1 minute per UL 1577
  - CSA approval per IEC 60950-1 and IEC 62368-1 end equipment standards
  - CQC basic insulation per GB4943.1-2011

# 2 Applications

- Electric and hybrid-electric vehicles
- Isolated I<sup>2</sup>C buses
- · SMBus and PMBus interfaces
- Open-drain networks
- Motor control systems
- Battery management
- I<sup>2</sup>C level shifting

## 3 Description

The ISO1540-Q1 and ISO1541-Q1 devices are low-power, bidirectional isolators that are compatible with I<sup>2</sup>C interfaces. These devices have logic input and output buffers that are separated by Texas Instruments Capacitive Isolation technology using a silicon dioxide (SiO<sub>2</sub>) barrier. When used with isolated power supplies, these devices block high voltages, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

This isolation technology provides for function, performance, size, and power consumption advantages when compared to optocouplers. The ISO1540-Q1 and ISO1541-Q1 devices enable a complete isolated I<sup>2</sup>C interface to be implemented within a small form factor.

The ISO1540-Q1 has two isolated bidirectional channels for clock and data lines while the ISO1541-Q1 has a bidirectional data and a unidirectional clock channel. The ISO1541-Q1 is useful in applications that have a single master while the ISO1540-Q1 is suitable for multi-master applications. For applications where clock stretching by the slave is possible, the ISO1540-Q1 device should be used.


Isolated bidirectional communication is accomplished within these devices by offsetting the low-level output voltage on side 1 to a value greater than the high-level input voltage on side 1, thus preventing an internal logic latch that otherwise would occur with standard digital isolators.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO1540-Q1 ISO1541-Q1	SOIC (8)	4.90 mm × 3.91 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Schematic





# **Table of Contents**

1	Features 1		8.1 Overview	. 17
2	Applications 1		8.2 Functional Block Diagrams	. 17
3	Description 1		8.3 Feature Description	. 18
4	Revision History2		8.4 Isolator Functional Principle	
5	Pin Configuration and Functions		8.5 Device Functional Modes	. 19
6	Specifications	9	Application and Implementation	. 20
0	·		9.1 Application Information	. 20
	6.1 Absolute Maximum Ratings		9.2 Typical Application	. 22
	6.2 ESD Ratings	10	Power Supply Recommendations	24
		11	Layout	
			11.1 Layout Guidelines	
	6.5 Power Ratings		11.2 Layout Example	
	6.6 Insulation Specifications	12	Device and Documentation Support	
			12.1 Documentation Support	
	6.8 Safety Limiting Values		12.2 Related Links	
	6.9 Electrical Characteristics		12.3 Receiving Notification of Documentation Updates	
	6.10 Supply Current Characteristics		12.4 Community Resources	
	6.11 Timing Requirements		12.5 Trademarks	
	6.12 Switching Characteristics		12.6 Electrostatic Discharge Caution	
	6.13 Insulation Characteristics Curves		12.7 Glossary	
_	6.14 Typical Characteristics	12		. 20
7	Parameter Measurement Information 15	13	Mechanical, Packaging, and Orderable Information	27
8	Detailed Description 17		IIIOIIIIauoii	- 21

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Original (November 2016) to Revision A

Page


•	Changed VDE Standard name From: DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 To: DIN VDE V 0884-11:2017-01 in Features	1
•	Changed Features bullet From: CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 End Equipment Standards To: CSA approval per IEC 60950-1 and IEC 62368-1 end equipment standards	1
•	Deleted Features bullet: UL 1577 Certification Complete; All Other Certifications Planned	1
•	Updated certifications approval status, numbers, standard names, and details according to the latest agency certificates in Safety-Related Certifications table	7
•	Changed both bypass capacitors From: 10 $\mu$ F To: 0.1 $\mu$ F in Figure 31. Even though larger capacitors can be used, 0.1 $\mu$ F is the minimum recommended bypass capacitor size.	3
•	Changed both bypass capacitors From: 10 µF To: 0.1 µF in Figure 32. Even though larger capacitors can be used,	

 $0.1~\mu \bar{\text{F}}$  is the minimum recommended bypass capacitor size.

Submit Documentation Feedback




# 5 Pin Configuration and Functions



Pin Functions—ISO1540-Q1

PIN		1/0	DESCRIPTION	
NAME	NO.	- I/O	DESCRIPTION	
GND1	4	_	Ground, side 1	
GND2	5	_	Ground, side 2	
SCL1	3	I/O	Serial clock input / output, side 1	
SCL2	6	I/O	Serial clock input / output, side 2	
SDA1	2	I/O	Serial data input / output, side 1	
SDA2	7	I/O	Serial data input / output, side 2	
VCC1	1	_	Supply voltage, side 1	
VCC2	8	_	Supply voltage, side 2	





## Pin Functions—ISO1541-Q1

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
GND1	4	_	Ground, side 1	
GND2	5	_	Ground, side 2	
SCL1	3	ı	Serial clock input, side 1	
SCL2	6	0	Serial clock output, side 2	
SDA1	2	I/O	Serial data input / output, side 1	
SDA2	7	I/O	Serial data input / output, side 2	
VCC1	1	_	Supply voltage, side 1	
VCC2	8	_	Supply voltage, side 2	

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
		VCC1, VCC2	-0.5	6	
	Voltage	SDA1, SCL1	-0.5	VCC1 + 0.5 <sup>(3)</sup>	V
		SDA2, SCL2	-0.5	VCC2 + 0.5 <sup>(3)</sup>	
	Outrot sument	SDA1, SCL1	-20	20	A
10	Output current	SDA2, SCL2	-100	100	mA
T <sub>J(MAX)</sub>	Maximum junction tempe	rature		150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins except bus pins	±4000	
V <sub>(ESD)</sub> Electrostatic discl	Electrostatic discharge	Q100-002 <sup>(1)</sup>	Bus pins	±8000	V
		Charged-device model (CDM), per AEC Q100-011		±1500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> All voltage values here within are with respect to the local ground pin (GND1 or GND2) and are peak voltage values.

<sup>(3)</sup> Maximum voltage must not exceed 6 V.



# 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
VCC1, VCC2	Supply voltage	3	5.5	V
V <sub>SDA1</sub> , V <sub>SCL1</sub>	Input and output signal voltages, side 1	0	VCC1	V
V <sub>SDA2</sub> , V <sub>SCL2</sub>	Input and output signal voltages, side 2	0	VCC2	V
$V_{IL1}$	Low-level input voltage, side 1	0	0.5	V
V <sub>IH1</sub>	High-level input voltage, side 1	0.7 x VCC1	VCC1	V
$V_{IL2}$	Low-level input voltage, side 2	0	0.3 × VCC2	V
V <sub>IH2</sub>	High-level input voltage, side 2	0.7 x VCC2	VCC2	V
I <sub>OL1</sub>	Output current, side 1	0.5	3.5	mA
I <sub>OL2</sub>	Output current, side 2	0.5	35	mA
C1	Capacitive load, side 1		40	pF
C2	Capacitive load, side 2		400	pF
f <sub>MAX</sub>	Operating frequency <sup>(1)</sup>		1	MHz
T <sub>A</sub>	Ambient temperature	-40	125	°C
TJ	Junction temperature	-40	136	°C
T <sub>SD</sub>	Thermal shutdown	139	171	°C

<sup>(1)</sup> This represents the maximum frequency with the maximum bus load (C) and the maximum current sink (I<sub>O</sub>). If the system has less bus capacitance, then higher frequencies can be achieved.

## 6.4 Thermal Information

		ISO154x-Q1		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT	
		8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114.6	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	55.3	°C/W	
ΨЈΤ	Junction-to-top characterization parameter	27.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	54.7	°C/W	
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

# 6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_{D}$	Maximum power dissipation (both sides)	VCC1 = VCC2 = 5.5 V, T <sub>1</sub> = 150 °C, C1 =			85	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	40 pF, C2 = 400 pF;			34	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)	Input a 1-MHz 50% duty cycle clock signal			51	mW



## 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL			<u> </u>
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>4	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.014	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
	Material group		II	
	Occamination and anomalia	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I–IV	
	Overvoltage category	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I–III	
DIN V V	DE V 0884-10 (VDE V 0884-10):2006-12 <sup>(2)</sup>			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	$V_{PK}$
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 s (qualification) t = 1 s (100% production)	4242	V <sub>PK</sub>
		Method a: After I/O safety test subgroup 2/3, $V_{ini}$ = $V_{IOTM}$ , $t_{ini}$ = 60 s; $V_{pd(m)}$ = 1.2 x $V_{IORM}$ = 680 $V_{PK}$ , $t_m$ = 10 s	<5	
$q_{pd}$	Apparent charge (3)	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM} = 906$ $V_{PK}$ , $t_m = 10$ s	<5	pC
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM} = 1062 V_{PK}$ , $t_m = 1$ s	<5	
C <sub>IO</sub>	Barrier capacitance, input to output (4)	$V_{IO} = 0.4 \sin (2\pi ft), f = 1 \text{ MHz}$	~1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	
$R_{IO}$	Isolation resistance, input to output (4)	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577	,			
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 2500 \text{ V}_{RMS}, t = 60 \text{ s (qualification)};$ $V_{TEST} = 1.2 \times V_{ISO} = 3000 \text{ V}_{RMS}, t = 1 \text{ s (100\% production)}$	2500	V <sub>RMS</sub>

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases.

Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

Submit Documentation Feedback

Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(4)</sup> All pins on each side of the barrier tied together creating a two-terminal device



## 6.7 Safety-Related Certifications

VDE	CSA	UL	CQC
Certified according to DIN VDE V 0884-11:2017-01 and DIN EN 61010-1 (VDE 0411-1):2011-07	Certified according to CSA/IEC 60950-1 and CSA/IEC 62368-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB4943.1- 2011
Basic Insulation Maximum Transient Overvoltage, 4242 V <sub>PK</sub> ; Maximum Repetitive Peak Voltage, 566 V <sub>PK</sub>	2.5-kV <sub>RMS</sub> Insulation Rating; 400 V <sub>RMS</sub> Basic Insulation working voltage per CSA 60950- 1-07+A1+A2 and IEC 60950-1 2nd Ed.+A1+A2; 300 V <sub>RMS</sub> Basic Insulation working voltage per CSA 62368- 1-14 and IEC 62368-1:2014,	Single protection, 2500 V <sub>RMS</sub>	Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage
Certificate number: 40047657	Master contract number: 220991	File number: E181974	Certificate number: CQC14001109540

## 6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current	$R_{\theta JA}$ = 114.6°C/W, $V_I$ = 5.5 V, $T_J$ = 150°C, $T_A$ = 25°C, see Figure 1		198		
		$R_{\theta JA} = 114.6^{\circ} \text{C/W}, \ V_I = 3.6 \ \text{V}, \ T_J = 150^{\circ} \text{C}, \ T_A = 25^{\circ} \text{C},$ see Figure 1		mA		
T <sub>S</sub>	Safety temperature				150	°C

The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



## 6.9 Electrical Characteristics

over recommended operating conditions, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SIDE 1	(ONLY)					
V <sub>ILT1</sub>	Voltage input threshold low, SDA1 and SCL1		500	550	660	mV
V <sub>IHT1</sub>	Voltage input threshold high, SDA1 and SCL1		540	610	700	mV
V <sub>HYST1</sub>	Voltage input hysteresis	V <sub>IHT1</sub> –V <sub>ILT1</sub>	40	60		mV
V <sub>OL1</sub>	Low-level output voltage, SDA1 and SCL1 (1)	$0.5 \text{ mA} \le (I_{\text{SDA1}} \text{ and } I_{\text{SCL1}}) \le 3.5 \text{ mA}$	650		800	mV
ΔV <sub>OIT1</sub>	Low-level output voltage to high- level input voltage threshold difference, SDA1 and SCL1 (1)(2)	$0.5 \text{ mA} \le (I_{\text{SDA1}} \text{ and } I_{\text{SCL1}}) \le 3.5 \text{ mA}$	50			mV
SIDE 2	(ONLY)		•			
V <sub>ILT2</sub>	Voltage input threshold low, SDA2 and SCL2		0.3 × VCC2		0.4 × VCC2	V
V <sub>IHT2</sub>	Voltage input threshold high, SDA2 and SCL2		0.4 × VCC2		0.5 × VCC2	V
V <sub>HYST2</sub>	Voltage input hysteresis	V <sub>IHT2</sub> – V <sub>ILT2</sub>	0.05 × VCC2			V
V <sub>OL2</sub>	Low-level output voltage, SDA2 and SCL2	$0.5 \text{ mA} \le (I_{SDA2} \text{ and } I_{SCL2}) \le 35 \text{ mA}$			0.4	V
вотн ѕ	SIDES				•	
[1 <sub>1</sub> ]	Input leakage currents, SDA1, SCL1, SDA2, and SCL2	V <sub>SDA1</sub> , V <sub>SCL1</sub> = VCC1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = VCC2		0.01	10	μΑ
Cı	Input capacitance to local ground, SDA1, SCL1, SDA2, and SCL2	$V_1 = 0.4 \times \sin(2E6\pi t) + 2.5 \text{ V}$		7		pF
CMTI	Common-mode transient immunity	See Figure 21	25	50		kV/μs
V <sub>CCUV</sub>	VCC undervoltage lockout threshold (3)		2.1	2.5	2.8	V

<sup>(1)</sup> This parameter does not apply to the ISO1541-Q1 SCL1 line as it is unidirectional.

Submit Documentation Feedback

 <sup>(2)</sup> ΔV<sub>OIT1</sub> = V<sub>OL1</sub> - V<sub>IHT1</sub>. This represents the minimum difference between a Low-Level Output Voltage and a High-Level Input Voltage Threshold to prevent a permanent latch condition that would otherwise exist with bidirectional communication.

<sup>(3)</sup> Any VCC voltages, on either side, less than the minimum will ensure device lockout. Both VCC voltages greater than the maximum will prevent device lockout.



## 6.10 Supply Current Characteristics

over recommended operating conditions, unless otherwise noted. For more information, see Figure 19.

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
3 V ≤	VCC1, VCC2 ≤ 3.6 V						
		ISO1540-Q1	V <sub>SDA1</sub> , V <sub>SCL1</sub> = GND1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = GND2; R1, R2 = Open; C1, C2 = Open		2.4	3.6	
	Cupply gurrent pide 1	1501540-Q1	V <sub>SDA1</sub> , V <sub>SCL1</sub> = VCC1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = VCC2; R1, R2 = Open; C1, C2 = Open		2.5	3.8	A
I <sub>CC1</sub>	Supply current, side 1	ISO1541-Q1	$V_{SDA1}$ , $V_{SCL1}$ = GND1; $V_{SDA2}$ , $V_{SCL2}$ = GND2; R1, R2 = Open; C1, C2 = Open		2.1	3.3	mA
			V <sub>SDA1</sub> , V <sub>SCL1</sub> = VCC1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = VCC2; R1, R2 = Open; C1, C2 = Open		2.3	3.6	
	Supply current, side 2	ISO1540-Q1 and ISO1541-Q1	V <sub>SDA1</sub> , V <sub>SCL1</sub> = GND1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = GND2; R1, R2 = Open; C1, C2 = Open		1.7	2.7	mA
I <sub>CC2</sub>			V <sub>SDA1</sub> , V <sub>SCL1</sub> = VCC1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = VCC2; R1, R2 = Open; C1, C2 = Open		1.9	3.1	ША
4.5 V	≤ VCC1, VCC2 ≤ 5.5 V						
		ISO1540-Q1	V <sub>SDA1</sub> , V <sub>SCL1</sub> = GND1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = GND2; R1,R2 = Open; C1,C2 = Open		3.1	4.7	
	Cupply gurrent pide 1		V <sub>SDA1</sub> , V <sub>SCL1</sub> = VCC1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = VCC2; R1, R2 = Open; C1, C2 = Open		3.1	4.7	mA
I <sub>CC1</sub>	Supply current, side 1	1004544 04	V <sub>SDA1</sub> , V <sub>SCL1</sub> = GND1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = GND2; R1, R2 = Open; C1, C2 = Open		2.8	4.4	MA
		ISO1541-Q1	V <sub>SDA1</sub> , V <sub>SCL1</sub> = VCC1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = VCC2; R1, R2 = Open; C1, C2 = Open		2.9	4.5	
	Supply current, side 2	le 2 ISO1540-Q1 and ISO1541-Q1	V <sub>SDA1</sub> , V <sub>SCL1</sub> = GND1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = GND2; R1, R2 = Open; C1, C2 = Open		2.3	3.7	mA
I <sub>CC2</sub>			V <sub>SDA1</sub> , V <sub>SCL1</sub> = VCC1; V <sub>SDA2</sub> , V <sub>SCL2</sub> = VCC2; R1, R2 = Open; C1, C2 = Open		2.5	4	MA

# 6.11 Timing Requirements

	-		MIN	NOM	MAX	UNIT
t <sub>SP</sub>	Input noise filter		5	12		ns
t <sub>UVLO</sub>	Time to recover from UVLO	2.7 V to 0.9 V; See Figure 22	30	50	110	μs



## **6.12 Switching Characteristics**

over recommended operating conditions, unless otherwise noted

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
3 V ≤ VCC1	, VCC2 ≤ 3.6 V						
	Output Signal Fall Time	See Figure 19	0.7 x VCC1 to 0.3 x VCC1	8	17	29	
t <sub>f1</sub>	(SDA1, SCL1)	R1 = 953 $\Omega$ , C1 = 40 pF	0.9 × VCC1 to 900 mV	16	29	48	ns
	Output Signal Fall Time	See Figure 19	0.7 x VCC2 to 0.3 x VCC2	14	23	47	
t <sub>f2</sub>	(SDA2, SCL2)	R2 = 95.3 $\Omega$ , C2 = 400 pF	0.9 × VCC2 to 400 mV	35	50	100	ns
t <sub>pLH1-2</sub>	Low-to-High Propagation Delay, Side 1 to Side 2		0.55 V to 0.7 × VCC2		33	65	ns
t <sub>PHL1-2</sub>	High-to-Low Propagation Delay, Side 1 to Side 2		0.7 V to 0.4 V		90	181	ns
PWD <sub>1-2</sub>	Pulse Width Distortion $ t_{pHL1-2} - t_{pLH1-2} $	See Figure 19 R1 = 953 $\Omega$ ,			55	123	ns
t <sub>PLH2-1</sub> (1)	Low-to-High Propagation Delay, Side 2 to Side 1	R2 = 95.3 $\Omega$ , C1, C2 = 10 pF	0.4 × VCC2 to 0.7 × VCC1		47	68	ns
t <sub>PHL2-1</sub> (1)	High-to-Low Propagation Delay, Side 2 to Side 1		0.4 × VCC2 to 0.9 V		67	109	ns
PWD <sub>2-1</sub> <sup>(1)</sup>	Pulse Width Distortion  t <sub>pHL2-1</sub> - t <sub>pLH2-1</sub>				20	49	ns
t <sub>LOOP1</sub> (1)	Round-trip propagation delay on Side 1	See Figure 20; R1 = 953 $\Omega$ , C1 = 40 pF R2 = 95.3 $\Omega$ , C2 = 400 pF	0.4 V to 0.3 × VCC1		100	165	ns
4.5 V ≤ VC0	C1, VCC2 ≤ 5.5 V			•		·	
	Output Signal Fall Time	See Figure 19	0.7 x VCC1 to 0.3 x VCC1	6	11	20	
t <sub>f1</sub>	(SDA1, SCL1)	R1 = 1430 $\Omega$ , C1 = 40 pF	0.9 × VCC1 to 900 mV		21	39	ns
	Output Signal Fall Time	See Figure 19	0.7 x VCC2 to 0.3 x VCC2	10	18	35	
t <sub>f2</sub>	(SDA2, SCL2)	R2 = 143 $\Omega$ , C2 = 400 pF	0.9 × VCC2 to 400 mV	28	41	76	ns
t <sub>pLH1-2</sub>	Low-to-High Propagation Delay, Side 1 to Side 2		0.55 V to 0.7 × VCC2		31	62	ns
t <sub>PHL1-2</sub>	High-to-Low Propagation Delay, Side 1 to Side 2		0.7 V to 0.4 V		70	139	ns
PWD <sub>1-2</sub>	Pulse Width Distortion $ t_{pHL1-2} - t_{pLH1-2} $	See Figure 19 R1 = 1430 $\Omega$ ,			38	80	ns
t <sub>PLH2-1</sub> (1)	Low-to-high propagation delay, side 2 to side 1	R2 = 143 $\Omega$ , C1,2 = 10 pF	0.4 × VCC2 to 0.7 × VCC1		55	80	ns
t <sub>PHL2-1</sub> <sup>(1)</sup>	High-to-low propagation delay, Side 2 to side 1		0.4 × VCC2 to 0.9 V		47	85	ns
PWD <sub>2-1</sub> <sup>(1)</sup>	Pulse Width Distortion  t <sub>pHL2-1</sub> - t <sub>pLH2-1</sub>				8	21	ns
t <sub>LOOP1</sub> (1)	Round-trip propagation delay on side 1	See Figure 20; R1 = 1430 $\Omega$ , C1 = 40 pF R2 = 143 $\Omega$ , C2 = 400 pF	0.4 V to 0.3 × VCC1		110	180	ns

<sup>(1)</sup> This parameter does not apply to the ISO1541-Q1 SCL1 line as it is unidirectional.

Submit Documentation Feedback



## 6.13 Insulation Characteristics Curves





Figure 1. Thermal Derating Curve for Limiting Current per VDE

Copyright © 2016–2019, Texas Instruments Incorporated

Submit Documentation Feedback


# TEXAS INSTRUMENTS

## 6.14 Typical Characteristics






## **Typical Characteristics (continued)**



# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**



Submit Documentation Feedback



## 7 Parameter Measurement Information




Figure 19. Test Diagram




Figure 20. t<sub>Loop1</sub> Setup and Timing Diagram




Figure 21. Common-Mode Transient Immunity Test Circuit



# **Parameter Measurement Information (continued)**




Figure 22. t<sub>UVLO</sub> Test Circuit and Timing Diagrams



## 8 Detailed Description

#### 8.1 Overview

The I<sup>2</sup>C bus is used in a wide range of applications because it is simple to use. The bus consists of a two-wire communication bus that supports bidirectional data transfer between a master device and several slave devices. The master, or processor, controls the bus, specifically the serial clock (SCL) line. Data is transferred between the master and slave through a serial data (SDA) line. This data can be transferred in four speeds: standard mode (0 to 100 kbps), fast mode (0 to 400 kbps), fast-mode plus (0 to 1 Mbps), and high-speed mode (0 to 3.4 Mbps). The most common speeds are the standard and fast modes.

The  $I^2C$  bus operates in bidirectional, half-duplex mode, while standard digital isolators are unidirectional devices. To make efficient use of one technology supporting the other, external circuitry is required that separates the bidirectional bus into two unidirectional signal paths without introducing significant propagation delay. These devices have their logic input and output buffers separated by Tl's capacitive isolation technology using a silicon dioxide ( $SiO_2$ ) barrier. When used in conjunction with isolated power supplies, these devices block high voltages, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

## 8.2 Functional Block Diagrams




Figure 23. ISO1540-Q1 Block Diagram



## Functional Block Diagrams (continued)




Figure 24. ISO1541-Q1 Block Diagram

## 8.3 Feature Description

The device enables a complete isolated I<sup>2</sup>C interface to be implemented within a small form factor having the features listed in Table 1.

**Table 1. Features List** 

PART NUMBER	CHANNEL DIRECTION	RATED ISOLATION <sup>(1)</sup>	MAXIMUM FREQUENCY		
ISO1540-Q1	Bidirectional (SCL) Bidirectional (SDA)	2500 V <sub>RMS</sub>	4 Mile		
ISO1541-Q1	Unidirectional (SCL) Bidirectional (SDA)	4242 V <sub>PK</sub>	1 MHz		

(1) See Safety-Related Certifications for detailed Isolation specifications.

## 8.4 Isolator Functional Principle

To isolate a bidirectional signal path (SDA or SCL), the ISO1540-Q1 internally splits a bidirectional line into two unidirectional signal lines, each of which is isolated through a single-channel digital isolator. Each channel output is made open-drain to comply with the open-drain technology of I<sup>2</sup>C. Side 1 of the ISO1540-Q1 connects to a low-capacitance I<sup>2</sup>C node, while side 2 is designed for connecting to a fully loaded I<sup>2</sup>C bus with up to 400 pF of capacitance.




Figure 25. SDA Channel Design and Voltage Levels at SDA1

Submit Documentation Feedback



## Isolator Functional Principle (continued)

At first sight, the arrangement of the internal buffers suggests a closed signal loop that is prone to latch-up. However, this loop is broken by implementing an output buffer (B) whose output low-level is raised by a diode drop to approximately 0.75 V, and the input buffer (C) that consists of a comparator with defined hysteresis. The comparator's upper and lower input thresholds then distinguish between the proper low-potential of 0.4 V (maximum) driven directly by SDA1 and the buffered output low-level of B.

Figure 26 demonstrate the switching behavior of the I<sup>2</sup>C isolator, ISO1540-Q1, between a master node at SDA1 and a heavy loaded bus at SDA2.




Figure 26. SDA Channel Timing in Receive and Transmit Directions

#### 8.4.1 Receive Direction (Left Diagram of Figure 26)

When the I<sup>2</sup>C bus drives SDA2 low, SDA1 follows after a certain delay in the receive path. The output low is the buffered output of V<sub>OL1</sub> = 0.75 V, which is sufficiently low to be detected by Schmitt-trigger inputs with a minimum input-low voltage of  $V_{II} = 0.9 \text{ V}$  at 3 V supply levels.

When SDA2 is released, its voltage potential increases towards VCC2 following the time-constant formed by R<sub>PU2</sub> and C<sub>bus</sub>. After the receive delay, SDA1 is released and also rises towards VCC1, following the timeconstant R<sub>PU1</sub> × C<sub>node</sub>. Because of the significant lower time-constant, SDA1 may reach VCC1 before SDA2 reaches VCC2 potential.

## 8.4.2 Transmit Direction (Right Diagram of Figure 26)

When a master drives SDA1 low, SDA2 follows after a certain delay in the transmit direction. When SDA2 turns low it also causes the output of buffer B to turn low but at a higher 0.75 V level. This level cannot be observed immediately as it is overwritten by the lower low-level of the master.

However, when the master releases SDA1, the voltage potential increases and first must pass the upper input threshold of the comparator, V<sub>IHT1</sub>, to release SDA2. SDA1 then increases further until it reaches the buffered output level of V<sub>OI 1</sub> = 0.75 V, maintained by the receive path. When comparator C turns high, SDA2 is released after the delay in transmit direction. It takes another receive delay until B's output turns high and fully releases SDA1 to move toward VCC1 potential.

#### 8.5 Device Functional Modes

Table 2 lists the ISO154x-Q1 functional modes.

Table 2. Function Table<sup>(1)</sup>

POWER STATE	INPUT	OUTPUT
VCC1 or VCC2 < 2.1 V	X	Z
VCC1 and VCC2 > 2.8 V	L	L
VCC1 and VCC2 > 2.8 V	Н	Z
VCC1 and VCC2 > 2.8 V	Z <sup>(2)</sup>	?

- (1) H = High Level; L = Low Level; Z = High Impedance or Float; X = Irrelevant; ? = Indeterminate
- (2) Invalid input condition as an I<sup>2</sup>C system requires that a pullup resistor to VCC is connected.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

## 9.1.1 I<sup>2</sup>C Bus Overview

The inter-integrated circuit (I<sup>2</sup>C) bus is a single-ended, multi-master, 2-wire bus for efficient inter-IC communication in half-duplex mode.

I<sup>2</sup>C uses open-drain technology, requiring two lines, serial data (SDA) and serial clock (SCL), to be connected to VDD by resistors (see Figure 27). Pulling the line to ground is considered a logic zero while letting the line float is a logic one. This logic is used as a channel access method. Transitions of logic states must occur while the SCL pin is low. Transitions while the SCL pin is high indicate START and STOP conditions. Typical supply voltages are 3.3 V and 5 V, although systems with higher or lower voltages are allowed.




Figure 27. I<sup>2</sup>C Bus

I<sup>2</sup>C communication uses a 7-bit address space with 16 reserved addresses, so a theoretical maximum of 112 nodes can communicate on the same bus. In praxis, however, the number of nodes is limited by the specified, total bus capacitance of 400 pF, which restricts communication distances to a few meters.

The specified signaling rates for the ISO1540-Q1 and ISO1541-Q1 devices are 100 kbps (standard mode), 400 kbps (fast mode), 1 Mbps (fast mode plus).

The bus has two roles for nodes: master and slave. A master node issues the clock and slave addresses, and also initiates and ends data transactions. A slave node receives the clock and addresses and responds to requests from the master. Figure 28 shows a typical data transfer between master and slave.

Submit Documentation Feedback



## **Application Information (continued)**




Figure 28. Timing Diagram of a Complete Data Transfer

The master initiates a transaction by creating a START condition, following by the 7-bit address of the slave it wishes to communicate with. This is followed by a single read and write (R/W) bit, representing whether the master wishes to write to 0, or to read from 1 the slave. The master then releases the SDA line to allow the slave to acknowledge the receipt of data.

The slave responds with an acknowledge bit (ACK) by pulling the SDA pin low during the entire high time of the 9th clock pulse on the SCL signal, after which the master continues in either transmit or receive mode (according to the R/W bit sent), while the slave continues in the complementary mode (receive or transmit, respectively).

The address and the 8-bit data bytes are sent most significant bit (MSB) first. The START bit is indicated by a high-to-low transition of SDA while SCL is high. The STOP condition is created by a low-to-high transition of SDA while SCL is high.

If the master writes to a slave, it repeatedly sends a byte with the slave sending an ACK bit. In this case, the master is in master-transmit mode and the slave is in slave-receive mode.

If the master reads from a slave, it repeatedly receives a byte from the slave, while acknowledging (ACK) the receipt of every byte but the last one (see Figure 29). In this situation, the master is in master-receive mode and the slave is in slave-transmit mode.

The master ends the transmission with a STOP bit, or may send another START bit to maintain bus control for further transfers.




Figure 29. Transmit or Receive Mode Changes During a Data Transfer

When writing to a slave, a master mainly operates in transmit-mode and only changes to receive-mode when receiving acknowledgment from the slave.

When reading from a slave, the master starts in transmit-mode and then changes to receive-mode after sending a READ request (R/W bit = 1) to the slave. The slave continues in the complementary mode until the end of a transaction.

#### NOTE

The master ends a reading sequence by not acknowledging (NACK) the last byte received. This procedure resets the slave state machine and allows the master to send the STOP command.



## 9.2 Typical Application

Figure 30 shows isolated I<sup>2</sup>C data acquisition system built with TI microcontroller, analog-to-digital converter, and I<sup>2</sup>C isolator, ISO1541-Q1.

The entire circuit operates from a single 3.3-V supply. A low-power push-pull converter, SN6501-Q1, drives a center-tapped transformer with an output that is rectified and linearly regulated to provide a stable 5-V supply for the data converter.




Figure 30. Isolated I<sup>2</sup>C Data Acquisition System

## 9.2.1 Design Requirements

The recommended power supply voltages (VCC1 and VCC2) must be from 3 V to 5.5 V. A recommended decoupling capacitor with a value of 0.1  $\mu$ F is required between both the VCC1 and GND1 pins, and the VCC2 and GND2 pins to support of power supply voltages transient and to ensure reliable operation at all data rates.

#### 9.2.2 Detailed Design Procedure

The power-supply capacitor with a value of 0.1-µF must be placed as close to the power supply pins as possible. The recommended placement of the capacitors must be 2-mm maximum from input and output power supply pins (VCC1 and VCC2).

The maximum load permissible on the input lines, SDA1 and SCL1, is  $\leq$  40 pF and on the output lines, SDA2 and SCL2, is  $\leq$  400 pF.

Submit Documentation Feedback



## **Typical Application (continued)**

The minimum pullup resistors on the input lines, SDA1 and SCL1 to VCC1 must be selected in such a way that input current drawn is  $\leq 3.5$  mA. The minimum pullup resistors on the input lines, SDA2 and SCL2, to VCC2 must be selected in such a way that output current drawn is  $\leq 35$  mA. The maximum pullup resistors on the input lines (SDA1 and SCL1) to VCC1 and on output lines (SDA1 and SCL1) to VCC2, depends on the load and rise time requirements on the respective lines.




Figure 31. Typical ISO1540-Q1 Circuit Hookup




Figure 32. Typical ISO1541-Q1 Circuit Hookup

#### 9.2.3 Application Curve

## **Typical Application (continued)**




Figure 33. Side 1: Low-to-High Transition

## 10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, TI recommends connecting a 0.1-µF bypass capacitor at the input and output supply pins (VCC1 and VCC2). The capacitors should be placed as close to the supply pins as possible. If only a single, primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as TI's SN6501-Q1 device. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501-Q1 Transformer Driver for Isolated Power Supplies (SLLSEF3).

## 11 Layout

## 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 34). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the Digital Isolator Design Guide (SLLA284)

#### 11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

Submit Documentation Feedback



# 11.2 Layout Example




Figure 34. Recommended Layer Stack



## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Digital Isolator Design Guide (SLLA284)
- TI Isolation Glossary (SLLA353)
- SN6501-Q1 Transformer Driver for Isolated Power Supplies. (SLLSEF3)
- TPS767xx-Q1 Fast-Transient-Response 1-A Low-Dropout Voltage Regulators (SGLS009)
- ADS1115-Q1 Low-Power, 16-Bit Analog-to-Digital Converter With Internal Reference (SBAS563)
- TMS320F2803x Piccolo™ Microcontrollers (TMS320F2803x Piccolo™ Microcontrollers)

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 3. Related Links** 

PARTS	PRODUCT FOLDER	SAMPLE & BUY TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO1540-Q1	Click here	Click here	Click here	Click here	Click here
ISO1541-Q1	Click here	Click here	Click here	Click here	Click here

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

Piccolo, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Submit Documentation Feedback



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





25-Mar-2019

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO1540QDQ1	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I1540Q	Samples
ISO1540QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I1540Q	Samples
ISO1541QDQ1	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I1541Q	Samples
ISO1541QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	l1541Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

25-Mar-2019

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ISO1540-Q1, ISO1541-Q1:

• Catalog: ISO1540, ISO1541

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Mar-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1540QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO1541QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 25-Mar-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1540QDRQ1	SOIC	D	8	2500	350.0	350.0	43.0
ISO1541QDRQ1	SOIC	D	8	2500	350.0	350.0	43.0



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated