

FRDM-KL32L2A4S User's Guide



Contents

Chapter 1 Introduction.....	3
Chapter 2 Getting started.....	4
Chapter 3 FRDM-K32L2A4S features.....	5
Chapter 4 FRDM-K32L2A4S hardware description.....	8
4.1 Power supply.....	8
4.2 Serial and debug adapter (OpenSDA).....	9
4.3 Microcontroller.....	11
4.4 Capacitive touch slider.....	14
4.5 I2C Inertial Sensor.....	15
4.6 RGB LED.....	17
4.7 Visible light sensor.....	18
4.8 EMVSIM Header.....	18
4.9 SPI2 Header.....	19
4.10 Analog reference voltage.....	20
4.11 Input/output headers.....	21
Chapter 5 References.....	23
Chapter 6 Revision history.....	24

Chapter 1

Introduction

The Freedom development platform is a set of software and hardware tools for evaluation and development. It is an ideal tool for the rapid prototyping of microcontroller-based applications.

The FRDM-K32L2A4S supports power supply voltage range from 1.71 V to 3.6 V. It features a K32L2A4S, a device running a maximum operating frequency of 96 MHz, up to 512 KB Flash and numerous analog and digital peripherals.

The FRDM-K32L2A4S includes the NXP open standard embedded serial and debug adapter known as OpenSDA. This circuit offers the user several options for serial communications, flash programming, and run- control debugging.

The FRDM-K32L2A4S hardware is form-factor compatible with the Arduino™ R3 pin layout, providing a broad range of expansion board options. The onboard interfaces include an RGB LED, a 6-axis digital sensor (combining a 3D accelerometer and 3D magnetometer), a 3-axis digital angular rate gyroscope, an ambient light sensor, and a capacitive touch slider.

There are many software development tool options available to the user. Choices include Kinetis Design Studio (KDS), IAR Embedded Workbench, Keil MDK featuring the μ Vision IDE, and so on.

FRDM-K32L2A4S is a powerful microcontroller built on a very low-power core and SOC platform, easy-access to I/O with a large ecosystem of compatible hardware, a flexible programming and debug interface, and a large ecosystem of software development environments. All of these features combine to give users the freedom required to rapidly prototype many embedded designs.

Chapter 2

Getting started

Refer to the FRDM-K32L2A4S *Quick Start Package* for step-by-step instructions for getting started with the freedom board. See the “Jump Start Your Design” section at nxp.com/FREDEVPLA for the Quick Start Package and software lab guides.

Chapter 3

FRDM-K32L2A4S features

The FRDM-K32L2A4S hardware is a Freedom development board assembled with the following features:

- K32L2A41VLL1A MCU (96 MHz, 512 KB Flash, 128 KB RAM, 32 KB ROM, 100 LQFP package)
- 3-Axis Digital Angular Rate Gyroscope, FXAS21002CQ (U2)
- Accelerometer and magnetometer, FXOS8700CQ (U10)
- OpenSDA: On-board serial and debug adapter (U7)
- I/O headers for easy access to MCU I/O pins
- Ambient light sensor (Q1)
- Flexible power supply options: USB, coin cell battery, external source
- Capacitive touch slider
- Reset pushbutton (SW1)
- NMI and LLWU buttons (SW2, SW3)
- RGB LED (D2)

The FRDM-K32L2A4S features two MCUs: The target MCU is the K32L2A41VLL1A. The OpenSDA MCU is the MK20DX128VFM5.

The primary components and their location on the hardware assembly are pointed out in [Figure 1](#). [Figure 2](#) shows the block diagram of the FRDM-K32L2A4S board.




Figure 1. FRDM-K32L2A4S feature call-outs




Figure 2. FRDM-K32L2A4S block diagram

Chapter 4 FRDM-K32L2A4S hardware description

4.1 Power supply

The FRDM-K32L2A4S offers a design with multiple power supply options. It can be powered from the USB connector, battery on the board, the VIN pin on the I/O header, or an off-board 1.71-3.6 V supply from the 3.3 V pin on the I/O header. The USB and VIN supplies are regulated onboard using a 3.3 V linear regulator to produce the main power supply. Other sources are not regulated onboard.

The following table provides the operational details and requirements for the power supplies:

Table 1. Tags Power supply requirements

Supply Source & Location	Valid Range	OpenSDA Operational	Regulated onboard
OpenSDA USB (J13)	5 V	Yes	Yes
K32L2A4S USB (J10)	5 V	No	Yes
P5V0-9V0_VIN (J3 PIN16)	4.3-9 V	No	Yes
P3V3 Pin (J3 PIN8)	1.71-3.6 V	No	No
Battery	2-3.6 V	No	No

Figure 3 shows the schematic drawing for the power supply inputs and the onboard voltage regulator. In addition, regulated power can be supplied to J3 pin 16 from an external source through P5-9V_VIN by populating the board with an optional voltage regulator (for instance a 7805 style regulator) in a TO- 220 package, therefore providing a high current supply to external devices. To prevent voltage sag under a high load, C34, C35, C36, and C37 should be populated with appropriately sized capacitors to match the regulator chosen.




Figure 3. Power supply schematic

NOTE

The OpenSDA circuit is operational only when a USB cable is connected and supplying power to J13. However, the protection circuitry is in place to allow multiple sources to be powered at once.

Table 2. FRDM-K32L2A4S power supplies

Power Supply Name	Description
P5V0-9V0_VIN	Power supplied from the VIN pin of the I/O headers (J3 pin 16).
P5V_SDA	Power supplied from the OpenSDA USB connector
P5V_USB	Nominal 5 V is supplied to the I/O headers (J3 pin 10). Sourced from either the P5V_K32L2A or P5V_SDA through a back drive protection Schottky diode.
P5V_K32L2A	Power supplied from the Micro USB connector.
P3V3_VREG	Regulated 3.3 V supply. Sources power to the P3V3 supply rail through an optional back drive protection Schottky diode.
P3V3	Main supply rail for the FRDM-K32L2A4S. Can be sourced from P3V3_VREG (J3 pin 8).
P3V3_K32L2A	K32L2A MCU power supply. Header J17 provides a convenient means for K32L2A energy consumption measurements.
P3V3_SDA	OpenSDA circuit power supply.
P3V3_BATT	Coin cell battery supply voltage. Sources power to the P3V supply rail with the option of adding a Schottky diode.

NOTE

J9 and J17 are populated by default. It is very convenient to measure the energy consumption of the K32L2A by a parallel voltmeter or a series ammeter.

4.2 Serial and debug adapter (OpenSDA)

OpenSDA is an open-standard serial and debug adapter. It bridges serial and debug communications between a USB host and an embedded target processor as shown in [Figure 4](#). OpenSDA features a mass storage device (MSD) bootloader, which provides a quick and easy mechanism for loading different OpenSDA applications such as flash programmers, run-control debug interfaces, serial-to-USB converters, and more. Two or more OpenSDA applications can run simultaneously. For example, run-control debug application, and serial-to-USB converter runs in parallel to provide a virtual COM communication interface while allowing code debugging via OpenSDA with just single USB connection. These two applications are provided in a single code package. Refer to the OpenSDA User's Guide for more details.

OpenSDA is managed by a Kinetis K20 MCU built on the Arm Cortex-M4 core. The OpenSDA circuit includes a status LED (D1) and a RESET pushbutton (SW1). The pushbutton asserts the Reset signal to the K32L2A target MCU. It can also be used to place the OpenSDA circuit into bootloader mode by holding down the RESET pushbutton while plugging the USB cable to USB connector J13. Once the OpenSDA enters bootloader mode, other OpenSDA applications such as debug app can be programmed. SPI and GPIO signals provide an interface to the SWD debug port of the K32L2A. Additionally, signal connections are available to implement a UART serial channel. The OpenSDA circuit receives power when the USB connector J13 is plugged into a USB host.




Figure 4. OpenSDA block diagram

4.2.1 Debugging interface

Signals with SPI and GPIO capability are used to connect directly to the SWD of the K32L2A. These signals are also brought out to a standard 10-pin Cortex Debug connector (J11) as shown in Figure 5

In order to isolate the K32L2A MCU from the OpenSDA circuit and use J11 to connect to an off-board MCU, cut the trace between pin1 and pin2 of J18 on bottom layer. It disconnects the SWD_CLK pin to the K32L2A so that it interferes with the communications to an off-board MCU connected to J11. Figure 5 shows SWD connector signals description for K32L2A.




Figure 5. SWD debug connector to K32L2A

4.2.2 Virtual serial port

A serial port connection is available between the OpenSDA MCU and pins PTB16 and PTB17 of the K32L2A. Several of the default OpenSDA applications provided by Freescale, including the MSD Flash programmer and the P&E debug application, providing a USB communications device class (CDC) interface that bridges serial communications between the USB host and this serial interface.

4.3 Microcontroller

The FRDM-K32L2A4S is an MCU module featuring the K32L2A41VLL1A, a Kinetis microcontroller with USB 2.0 full-speed OTG controller in a 100 LQFP package. An onboard debug circuit, OpenSDA, provides an SWD interface and a power supply input through a Micro-USB connector, as well as serial to USB and CDC class-compliant UART interface. The K32L2A MCU features as shown in [Table 3](#).

Table 3. Features of K32L2A41VLL1A

Feature	Description
Ultra-low-power	<ul style="list-style-type: none"> • 10 low-power modes with power and clock gating for optimal peripheral activity and recovery times. Stop currents of <190 nA (VLLS0), run currents of <280 uA/MHz, 4 s wake-up from Stop mode • Full memory and analog operation down to 1.71 V for extended battery life • Low-leakage wake-up unit with up to eight internal modules and eight pins as wake-up sources in low-leakage stop (LLS)/very low-leakage stop (VLLS) modes • Low-power timer for continual system operation in reduced power states
Flash, SRAM, ROM	<ul style="list-style-type: none"> • 512 KB flash featuring fast access times, high reliability, and four levels of security protection. No user or system intervention to complete programming and erase functions and full operation down to 1.71 V • 128 KB of SRAM • 32 KB of ROM with Kinetis bootloader included (UART, SPI, I2C, USB-HID)
Mixed-signal capability	<ul style="list-style-type: none"> • SAR 16-bit analog-to-digital converter (ADC) • High-speed comparator (CMP) with internal 6-bit digital-to-analog converter (DAC) • 12-bit digital-to-analog converter (DAC) • VREF module 1.2 V output
Performance	<ul style="list-style-type: none"> • 72 MHz Arm Cortex-M0+ core, can reach to 96 MHz in HSRUN mode • Up to 16 channel DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput • Cross bar switch enables concurrent multi-master bus accesses, increasing bus bandwidth • Independent flash banks allowing concurrent code execution and firmware updating with no performance degradation or complex coding routines • Bit manipulation engine (BME) allows execution of single-instruction atomic bit-modify- write operations on the peripheral address space
Timing and control	<ul style="list-style-type: none"> • Three timer/PWM modules – one with six channels, and two with two channels • Low-power timer • Real-time clock • 4-channel 32-bit periodic interrupt timer provides timebase for RTOS task scheduler or trigger source for ADC conversion, provides lifetime timer capability

Table continues on the next page...

Table 3. Features of K32L2A41VLL1A (continued)

Human-machine interface Connectivity and communications	<ul style="list-style-type: none"> • Touch sensing input • General-purpose input/output up to 54 • USB full-speed OTG controller with on-chip transceiver and 5 V to 3.3 V regulator, supporting crystal-less recovery • USB low-voltage regulator supplies up to 120 mA off chip at 3.3 volts to power external components from 5 volt input • Three 32-bit LPSPI modules • Three LPUART modules • Three LPI2C modules supporting Ultra-Fast mode • FlexIO module
---	--

4.3.1 Clock source

K32L2A starts up to the default reset clock for core/system clock, which is 8 MHz from SIRC. Software can enable the main external oscillator (EXTAL/XTAL), or to high frequency internal reference (FIRC) 48 MHz if desired. The external oscillator/resonator can range from 32.768 KHz up to 32 MHz. A 32.768 KHz crystal is the default external source for the SCG oscillator inputs (XTAL/EXTAL).

4.3.2 Serial port

The primary serial port interface signals are PTB16 and PTB17. These signals are connected to both the OpenSDA and to the J1 I/O connector. Note that the OpenSDA connection can be isolated from J1 by removing R47 and R48, if required.

4.3.3 USB port

The Kinetis K32L2A microcontroller features a dual-role USB controller with on-chip full-speed and low-speed transceivers. The USB interface on the FRDM-K32L2A4S is configured as a full-speed USB device. J10 is the USB connector for this interface. As shown in [Figure 6](#)>




Figure 6. USB connector schematic

4.3.4 Reset

The PTA20/RESET signal on the K32L2A is connected externally to a pushbutton, SW1, and also to the OpenSDA circuit. However, R76 should be removed when isolating the OpenSDA MCU from SW1 or to do power consumption testing for K32L2A. Isolating the RESET line allows a more accurate measurement of the target device's power consumption in low-power modes. The reset button can be used to force an external reset event in the target MCU.

4.3.5 Debug

The sole debug interface on all Kinetis L series devices is a Serial Wire Debug (SWD) port. The primary controller of this interface on the FRDM-K32L2A4S is the onboard OpenSDA circuit. However, a 2x5-pin Cortex Debug connector, J11, provides access to the SWD signals for the K32L2A MCU. Table 4 shows SWD connector signals description for K32L2A.

Table 4. Arm JTAG/SWD mini connector description

Pin	Function	Connection to K32L2A
1	VTref	P3V3_MCU
2	SWDIO/TMS	PTA3
3	GND	GND
4	SWDCLK/TCK	PTA0
5	GND	GND
6	SWO/TDO	NC
7	NC	NC
8	TDI	NC
9	NC	NC
10	RESET	PTA20

4.4 Capacitive touch slider

Two GPIO pins functioning as Touch Sense Input (TSI) signals are connected to capacitive electrodes configured as a touch slider as shown in [Figure 7](#).




Figure 7. Touch slider connection

4.5 I2C Inertial Sensor

4.5.1 6-axis accelerometer and magnetometer

FXOS8700CQ is a small, low-power, 3-axis, linear accelerometer, and 3-axis magnetometer combined into a single package. The device features a selectable I2C or point-to-point SPI serial interface with

14-bit accelerometer and 16-bit magnetometer ADC resolution along with smart-embedded functions. It is interfaced through an I2C-bus and two GPIO signals as shown in [Figure 8](#) and in [Table 5](#).

By default, the I2C address is 0x1E (As SA0 and SA1 were pulled low).

I2C INERTIAL SENSOR




Figure 8. FXOS8700CQ schematic diagram

Table 5. Accelerometer FXOS8700CQ signal connections

FXOS8700CQ	K32L2A
SCL	PTE24
SDA	PTE25
INT1	PTD4
INT2	PTE5

4.5.2 3-Axis Digital Angular Rate Gyroscope

FXAS21002C is a small, low-power, pitch, and rolls angular rate gyroscope with 16-bit ADC resolution. The full-scale range is adjustable from $\pm 250^\circ/s$ to $\pm 2000^\circ/s$. It features both I2C and SPI interfaces. It is interfaced through an I2C-bus and two GPIO signals as shown in the following table and Figure 9>. By default, the I2C address is 0x20 (As SA0 pulled low).

Table 6. Gyroscope FXAS21002CQ signal connections

FXAS21002CQ	K32L2A
SCL	PTE24
SDA	PTE25
INT1	PTE0
INT2	PTE1




Figure 9. FXAS21002C schematic diagram

4.6 RGB LED

Three PWM-capable K32L2A signals are connected to a red, green, and blue LED as is shown in Figure 10.




Figure 10. RGB schematic diagram

The signal connections are shown in Table 7.

Table 7. Gyroscope FXAS21002CQ signal connections

RGB LED	K32L2A
---------	--------

Table continues on the next page...

Table 7. Gyroscope FXAS21002CQ signal connections (continued)

Red Cathode	PTE29
Green Cathode	PTC4
Blue Cathode	PTE31

4.7 Visible light sensor

An ambient light sensor is connected to PTD5, which is shown in Figure 11.

This sensor may be isolated from PTE22 by removing J8.




Figure 11. Visible light sensor schematic diagram

4.8 EMVSIM Header

The EMVSIM (Euro/Mastercard/Visa/SIM Serial Interface Module) is a standalone ISO 7816 module that is connected to the AIPS0 Peripheral Bridge. The EMVSIM module's clock source is the CPU/platform clock (as shown in Figure 12). The Table 8 shows the user-accessible signals available on EMVSIM. These signals are connected to the external pins by JP1.




Figure 12. Visible light EMVSIM Header

Table 8. User-accessible signals available on EMVSIM

JP1 pin	K32L2A	Signal name	Description
1	—	Vcc	3.3 V source
2	—	GND	—
3	PTC14	EMVSIM_SCLK	Card Clock. Clock to Smart Card
4	PTC15	EMVSIM_SRST	Card Reset. Reset signal to Smart Card
5	PTC16	EMVSIM_VCC_EN	Card Power Enable. This signal controls the power to Smart Card
6	PTC17	EMVSIM_IO	Card Data Line. Bi-directional data line
7	PTC18	EMVSIM_PD	Card Presence Detect. Signal indicating presence or removal of card

4.9 SPI2 Header

The LPSPI is a low power Serial Peripheral Interface (SPI) module that supports an efficient interface to an SPI bus as a master and/or a slave. [Figure 13](#) and the following table show the output connections and its functions.




Figure 13. Header SPI2 Header

Table 9. SPI2 Header connections

J20 pin	Signal name	Connected to K32L2A pin	Description
1	GND	—	—
2	VCC3.3V	—	—
3	NC	PTC6	—
4	SPI2_PCS0	PTB20	Peripheral Chip Select
5	SPI2_SCK	PTB21	Serial clock
6	SPI2_SOUT	PTB22	Serial Data Output
7	SPI2_SIN	PTB23	Serial Data Input
8	NC	—	—

4.10 Analog reference voltage

The onboard ADC of the FRDM K32L2A4S uses the Reference Voltage High (VREFH) and Reference Voltage Low (VREFL) pins to set high and low voltage references for the analog modules. By default VREFH is attached to P3V3_K32L2A (3.3 V Supply). VREFL is connected to GND.




Figure 14. VREFH circuit schematic

If desired, VREFH can use a VDDA independent reference by adding R18 and a Zener diode (D6). R17 (0 Ω resistor) must be removed when implementing this option. Alternatively, VREFH can be attached to an external source through AREF by removing R17 and populating R13 with a 0 Ω resistor.

4.11 Input/output headers

The K32L2A MCU is packaged in a 100-pin LQFP. Some pins are utilized by onboard circuitry, but many are directly connected to one of four I/O headers (J1, J2, J3, and J4) as shown in [Figure 15](#).




Figure 15. Input/output headers

Chapter 5

References

The reference documents for the FRDM-K32L2A4S hardware are shown below. All documents can be found at nxp.com

- FRDM-K32L2A4S Quick Start Guide
- FRDM-K32L2A4S User's Guide
- FRDM-K32L2A4S Schematics PDF
- OpenSDA User's Guide (document [OPENSDAUG](#))

Chapter 6

Revision history

Table 10. Revision history

Revision number	Date	Substantive changes
0	01/2020	Initial release

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: January, 2020

Document identifier: FRDMK32L2A4SUG

