National Semiconductor is now part of Texas Instruments.

Search http://www.ti.com/ for the latest technical information and details on our current products and services.



NMC27C64 65,536-Bit (8k x 8) UV Erasable CMOS PROM

General Description

The NMC27C64 is a high-speed 64k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C64 is designed to operate with a single \pm 5V power supply with \pm 5% or \pm 10% tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.


The NMC27C64 is packaged in a 28-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

Features

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption
 - Active Power: 55 mW max
 - Standby Power: 0.55 mW max
- Performance compatible to NSC800™ CMOS microprocessor
- Single 5V power supply
- Extended temperature range (NMC27C64QE), −40°C to +85°C, and military temperature range (NMC27C64QM), −55°C to +125°C, available
- Pin compatible with NMOS 64k EPROMs
- Fast and reliable programming
- Static operation—no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Optimum EPROM for total CMOS systems
- Manufacturer's identification code for automatic programming control

Block Diagram



Pin Names

A0-A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
00-07	Outputs
PGM	Program
NC	No Connect

TL/D/8634-1

Connection Diagram

27C512	27C256	27C128	27C32	27C16
27512	27256	27128	2732	2716
A15	V _{PP}	Vpp		
A12	A12	A12		
A7	A7	A7	A7	A7
A6	A6	A6	A6	A6
A 5	A5	A5	A 5	A5
A4	A4	A4	A4	A4
А3	А3	А3	А3	А3
A2	A2	A2	A2	A2
A 1	A1	A1	A1	A1
A0	A0	A0	A0	A0
00	00	00	O ₀	Ο ₀
01	01	01	01	01
02	02	02	02	02
GND	GND	GND	GND	GND

1	NMC27C64Q Dual-In-Line Package				
VPP -	1	28	┡	Vcc	
A12	2	27	┡	PGM	
A7	3	26	┝	NC	
A6	4	25	L	A8	
A5	5	24	_	A9	
A4	6	23	\vdash	A11	
A3	7	22	_	ŌĒ	
A2	8	21	L	A10	
A1 —	9	20	_	ĈĒ	
A0	10	19	_	07	
0. —	11	18	_	06	
01	12	17	—	05	
02	13	16	_	04	

27C16	27C32	27C128	27C256	27C512
2716	2732	27128	27256	27512
		vcc	Vcc	Vcc
		PGM	A14	A14
v_{cc}	Vcc	A13	A13	A13
A8	A8	A8	A8	A8
A9	A9	A9	A9	A9
Vpp	A11	A11	A11	A11
ŌĒ	ŌĒ/V _{PP}	ŌĒ	ŌĒ	OE/V _{PP}
A10	A10	A10	A10	A10
CE/PGM	CE	Œ	CE/PGM	ĈĒ
07	07	07	07	07
O ₆	06	06	06	06
O ₅	05	05	05	05
04	04	04	04	04
O ₃	О3	О3	О3	O ₃

TL/D/8634-2

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C64 pins.

Order Number NMC27C64Q See NS Package Number J28AQ

Commercial Temp Range (0°C to +70°C) $V_{CC} = 5V \pm 5\%$

Parameter/Order Number	Access Time (ns)	
NMC27C64Q15	150	

 $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns	
NMC27C64Q150	150	
NMC27C64Q200	200	
NMC27C64Q250	250	
NMC27C64Q300	300	

Extended Temp Range (-40° C to $+85^{\circ}$ C) V_{CC} = 5V $\pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C64QE150	150
NMC27C64QE200	200

Military Temp Range (-55° C to $+125^{\circ}$ C) V_{CC} = 5V \pm 10%

Parameter/Order Number	Access Time (ns)
NMC27C64QM200	200
NMC27C64QM250	250

NOTE: For plastic DIP requirements please refer to NMC27C64N data sheet.

Capacitance $T_A = +25^{\circ}C$, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	6	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	9	12	pF

AC Test Conditions

Output Load

1 TTL Gate and $C_L = 100 pF (Note 8)$ Timing Measurement Reference Level Inputs


0.8V and 2V

Input Rise and Fall Times

Input Pulse Levels

≤5 ns 0.45V to 2.4V Outputs 0.8V and 2V

AC Waveforms (Notes 6 & 9)



TL/D/8634-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: \overline{OE} may be delayed up to $t_{ACC}-t_{OE}$ after the falling edge of \overline{CE} without impacting t_{ACC} .

Note 4: The $t_{\mbox{\footnotesize{DF}}}$ and $t_{\mbox{\footnotesize{CF}}}$ compare level is determined as follows:

High to TRI-STATE, the measured VOH1 (DC) - 0.10V;

Low to TRI-STATE, the measured V_{OL1} (DC) \pm 0.10V.

Note 5: TRI-STATE may be attained using OE or CE.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to $V_{CC} + 1.0V$ to avoid latch-up and device damage.

Note 8: 1 TTL Gate: $I_{OL} = 1.6$ mA, $I_{OH} = -400$ μ A.

C_L: 100 pF includes fixture capacitance.

Note 9: $V_{\mbox{\footnotesize{PP}}}$ may be connected to $V_{\mbox{\footnotesize{CC}}}$ except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

t_{OUT}

Programming Characteristics (Notes 1, 2, 3 & 4) Units **Symbol Conditions** Min Typ Max **Parameter** Address Setup Time 2 μs tAS **OE** Setup Time 2 μs ^tOES 2 **CE** Setup Time μS t_{CES} 2 Data Setup Time μS tos 2 V_{PP} Setup Time μs t_{VPS} 2 tvcs V_{CC} Setup Time μS 0 Address Hold Time μS t_{AH} μs 2 **Data Hold Time** tDH $\overline{CE} = V_{IL}$ Output Enable to Output Float Delay 0 130 ns t_{DF} 0.45 0.5 0.55 ms Program Pulse Width tpw $\overline{\text{CE}} = V_{IL}$ 150 Data Valid from OE ns t_{OE} $\overline{CE} = V_{IL}$ V_{PP} Supply Current During lpp 30 mΑ $\overline{PGM} = V_{1L}$ **Programming Pulse** 10 mΑ V_{CC} Supply Current Icc 20 25 30 °C Temperature Ambient T_A 5.75 6.0 6.25 ٧ Power Supply Voltage Vcc ٧ 12.2 13.0 13.3 V_{PP} **Programming Supply Voltage** Input Rise, Fall Time ns t_{FR} ٧ Input Low Voltage 0.0 0.45 V_{IL} ٧ 2.4 4.0 V_{IH} Input High Voltage 0.8 1.5 2.0 ٧ Input Timing Reference Voltage t_{IN}


Output Timing Reference Voltage

1.5

0.8

2.0

Programming Waveforms (Note 3)




TL/D/8634-6

Note 1: National's standard product warranty applies to devices programmed to specifications described herein.

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC}.

Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V_{PP}, V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the interactive Program Algorithm, at typical power supply voltages and timings.



Functional Description

DEVICE OPERATION

The six modes of operation of the NMC27C64 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and V_{PP} . The V_{PP} power supply must be at 13.0V during the three programming modes, and must be at 5V in the other three modes. The V_{CC} power supply must be at 6V during the three programming modes, and at 5V in the other three modes.

Read Mode

The NMC27C64 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable $(\overline{\text{CE}})$ is the power control and should be used for device selection. Output Enable $(\overline{\text{OE}})$ is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin $(\overline{\text{PGM}})$ should be at V_{IH} except during programming. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}) . Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} – t_{OE} .

The sense amps are clocked for fast access time. V_{CC} should therefore be maintained at operating voltage during read and verify. If V_{CC} temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

Standby Mode

The NMC27C64 has a standby mode which reduces the active power dissipation by 99%, from 55 mW to 0.55 mW. The NMC27C64 is placed in the standby mode by applying a CMOS high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tying

Because NMC27C64s are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{\text{CE}}$ (pin 20) be decoded and used as the primary device selecting function, while $\overline{\text{OE}}$ (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on pin 1 (Vpp) will damage the NMC27C64.

Initially, all bits of the NMC27C64 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. A "0" cannot be changed to a "1" once the bit has been programmed.

The NMC27C64 is in the programming mode when the V_{PP} power supply is at 13.0V and $\overline{\text{OE}}$ is at V_{IH}. It is required that at least a 0.1 μ F capacitor be placed across V_{PP}, V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

For programming, $\overline{\text{CE}}$ should be kept TTL low at all times while Vpp is kept at 13.0V.

When the address and data are stable, an active low, TTL program pulse is applied to the \overline{PGM} input. A program pulse must be applied at each address location to be programmed. The NMC27C64 is designed to be programmed with interactive programming, where each address is programmed with a series of 0.5 ms pulses until it verifies (up to a maximum of 20 pulses or 10 ms). The NMC27C64 must not be programmed with a DC signal applied to the \overline{PGM} input.

Programming multiple NMC27C64s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C64s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the \overline{PGM} input programs the paralleled NMC27C64s.

TABL	.E I.	Mode	Sele	ction

Pins Mode	CE (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{CC} (28)	Outputs (11–13, 15–19)
Read	V _{IL}	VIL	V _{IH}	5V	5V	D _{OUT}
Standby	V _{IH}	Don't Care	Don't Care	5V	5V	Hi-Z
Output Disable	Don't Care	V _{IH}	ViH	5V	5V	Hi-Z
Program	· V _{IL}	V _{iH}		13V	6V	D _{IN}
Program Verify	V _{IL}	V _{IL}	ViH	13V	6V	D _{OUT}
Program Inhibit	V _{iH}	Don't Care	Don't Care	13V	6V	Hi-Z

Functional Description (Continued)

Program Inhibit

Programming multiple NMC27C64s in parallel with different data is also easily accomplished. Except for \overline{CE} all like inputs (including \overline{OE} and \overline{PGM}) of the parallel NMC27C64 may be common. A TTL low level program pulse applied to an NMC27C64's PGM input with \overline{CE} at V_{IL} and V_{PP} at 13.0V will program that NMC27C64. A TTL high level \overline{CE} input inhibits the other NMC27C64s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 13.0V. V_{PP} must be at V_{CG} except during programming and program verify.

MANUFACTURER'S IDENTIFICATION CODE

The NMC27C64 has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C64 is "8FC2", where "8F" designates that it is made by National Semiconductor, and "C2" designates a 64k part.

The code is accessed by applying 12V \pm 0.5V to address pin A9. Addresses A1-A8, A10-A12, $\overline{\text{CE}}$, and $\overline{\text{OE}}$ are held at V_{IL}. Address A0 is held at V_{IL} for the manufacturer's code, and at V_{IH} for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at 25°C \pm 5°C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in a EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C64 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range.

After programming, opaque labels should be placed over the NMC27C64's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents. The recommended erasure procedure for the NMC27C64 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15W-sec/cm².

The NMC27C64 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C64 erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A ₀ (10)	O ₇ (19)	O ₆ (18)	O ₅ (17)	O ₄ (16)	O ₃ (15)	O ₂ (13)	O ₁ (12)	O ₀ (11)	Hex Data
Manufacturer Code	V _{IL}	1	0	0	0	1	1	1	1	8F
Device Code	V _{IH}	1	1	0	0	0	0	1	0	C2

TABLE III. Minimum NMC27C64 Erasure Time

Light Intensity (Micro-Watts/cm²)	Erasure Time (Minutes)			
15,000	20			
10,000	25			
5,000	50			