

This IC, developed by TMR (tunnel magneto resistance effect) technology and CMOS technology, is a magnetic sensor IC that operates with super low current consumption and low voltage.

The output voltage level changes when this IC detects the intensity level of magnetic flux density. Using this IC with a magnet makes it possible to detect the open / close in various devices.

ABLIC Inc. offers a "magnetic simulation service" that provides the ideal combination of magnets and our magnetic sensor IC for customer systems. Our magnetic simulation service will reduce prototype production, development period and development costs. In addition, it will contribute to optimization of parts to realize high cost performance.

For more information regarding our magnetic simulation service, contact our sales representatives.

## ■ Features

- Super low current consumption ( $I_{DD} = 160$  nA typ.) contributes to device power saving and extended period operation of battery devices
- High sensitivity magnetic characteristics enable downsizing of magnets
- Contributes to accurate mechanism operation over a wide temperature range due to excellent thermal stability of magnetic characteristics (Refer to "2. Magnetic characteristics" in "■ Characteristics (Typical Data)" for details)
- Uses a thin (t0.80 mm max.) TSOT-23-3S package, contributing to the enhancement of the designs of devices

## ■ Specifications

- Detection direction: Horizontal direction  
(Refer to "■ Operation" for details)
- Pole detection: Omnipolar detection
- Output logic: Active "L"
- Output form: CMOS output
- Magnetic sensitivity\*1:  $B_{OP} = 1.0$  mT typ.  
 $B_{OP} = 1.7$  mT typ.  
 $B_{OP} = 3.0$  mT typ.
- Operating cycle (current consumption):  $t_{CYCLE} = 100$  ms ( $I_{DD} = 160$  nA) typ.
- Power supply voltage range:  $V_{DD} = 1.7$  V to 5.5 V
- Operation temperature range:  $T_a = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Lead-free (Sn 100%), halogen-free

\*1. The option can be selected.


## ■ Applications

- Home security device  
(Window/door open/close detection)
- Utility meter
- Battery powered device
- Wearable device

## ■ Package

- TSOT-23-3S

■ Block Diagram




\*1. Parasitic diode

Figure 1

NOT RECOMMENDED FOR NEW DESIGN

## ■ Product Name Structure

### 1. Product name



\*1. Refer to the tape drawing.

### 2. Package

**Table 1 Package Drawing Codes**

Package Name	Dimension	Tape	Reel
TSOT-23-3S	MP003-E-P-SD	MP003-E-C-SD	MP003-E-R-SD

### 3. Product name list

**Table 2**

Product Name	Operating Cycle (t <sub>CYCLE</sub> )	Output Form	Pole Detection	Output Logic	Magnetic Sensitivity (B <sub>OP</sub> )
S-5701BC10B-L3T2U5	100 ms typ.	CMOS output	Omnipolar	Active "L"	1.0 mT typ.
S-5701BC12B-L3T2U5	100 ms typ.	CMOS output	Omnipolar	Active "L"	1.7 mT typ.
S-5701BC11B-L3T2U5	100 ms typ.	CMOS output	Omnipolar	Active "L"	3.0 mT typ.

**Remark** Please contact our sales representatives for products other than the above.

## ■ Pin Configuraion

### 1. TSOT-23-3S

Top view




Figure 2

Table 3

Pin No.	Symbol	Description
1	VSS	GND pin
2	VDD	Power supply pin
3	OUT	Output pin

NOT RECOMMENDED FOR NEW DESIGN

## Absolute Maximum Ratings

Table 4

Item	Symbol	Absolute Maximum Rating	Unit
Power supply voltage	V <sub>DD</sub>	V <sub>SS</sub> - 0.3 to V <sub>SS</sub> + 6.0	V
Output current	I <sub>OUT</sub>	±20	mA
Output voltage	V <sub>OUT</sub>	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	V
Maximum applied magnetic flux density	B <sub>MAX</sub>	±50	mT
Junction temperature	T <sub>j</sub>	-40 to +150	°C
Operation ambient temperature	T <sub>opr</sub>	-40 to +125	°C
Storage temperature	T <sub>stg</sub>	-40 to +150	°C

**Caution** The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

## ■ Thermal Resistance Value

Table 5

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Junction-to-ambient thermal resistance*1	θ <sub>JA</sub>	TSOT-23-3S	Board A	-	225	-	°C/W
			Board B	-	190	-	°C/W
			Board C	-	-	-	°C/W
			Board D	-	-	-	°C/W
			Board E	-	-	-	°C/W

\*1. Test environment: compliance with JEDEC STANDARD JESD51-2A

**Remark** Refer to "■ Power Dissipation" and "Test Board" for details.

■ Electrical Characteristics

**Table 6**

(Ta = +25°C, V<sub>DD</sub> = 3.3 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit
Power supply voltage	V <sub>DD</sub>	–	1.7	3.3	5.5	V	–
Current consumption	I <sub>DD</sub>	Average value, V <sub>DD</sub> = 3.3 V	–	160	320	nA	1
		Average value, V <sub>DD</sub> = 5.5 V	–	500	720	nA	1
Low level output voltage	V <sub>OL</sub>	I <sub>OUT</sub> = 2 mA	–	–	V <sub>DD</sub> × 0.1	V	2
High level output voltage	V <sub>OH</sub>	I <sub>OUT</sub> = –2 mA	V <sub>DD</sub> × 0.9	–	–	V	3
Awake mode time	t <sub>AW</sub>	–	–	2.1	–	μs	–
Sleep mode time	t <sub>SL</sub>	–	–	100	–	ms	–
Operating cycle	t <sub>CYCLE</sub>	t <sub>AW</sub> + t <sub>SL</sub>	–	100	–	ms	–

NOT RECOMMENDED FOR NEW DESIGN

## ■ Magnetic Characteristics

### 1. Product with $B_{OP} = 1.0$ mT typ.

Table 7

( $T_a = +25^\circ\text{C}$ ,  $V_{DD} = 3.3$  V,  $V_{SS} = 0$  V unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Operation point*1	S pole	$B_{OPS}$	–	0.4	1.0	1.5	mT	4
	N pole	$B_{OPN}$	–	–1.5	–1.0	–0.4	mT	4
Release point*2	S pole	$B_{RPS}$	–	0.1	0.5	0.9	mT	4
	N pole	$B_{RPN}$	–	–0.9	–0.5	–0.1	mT	4
Hysteresis width*3	S pole	$B_{HYSS}$	$B_{HYSS} = B_{OPS} - B_{RPS}$	–	0.5	–	mT	4
	N pole	$B_{HYSN}$	$B_{HYSN} =  B_{OPN} - B_{RPN} $	–	0.5	–	mT	4

### 2. Product with $B_{OP} = 1.7$ mT typ.

Table 8

( $T_a = +25^\circ\text{C}$ ,  $V_{DD} = 3.3$  V,  $V_{SS} = 0$  V unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Operation point*1	S pole	$B_{OPS}$	–	1.0	1.7	2.3	mT	4
	N pole	$B_{OPN}$	–	–2.3	–1.7	–1.0	mT	4
Release point*2	S pole	$B_{RPS}$	–	0.5	1.2	1.8	mT	4
	N pole	$B_{RPN}$	–	–1.8	–1.2	–0.5	mT	4
Hysteresis width*3	S pole	$B_{HYSS}$	$B_{HYSS} = B_{OPS} - B_{RPS}$	–	0.5	–	mT	4
	N pole	$B_{HYSN}$	$B_{HYSN} =  B_{OPN} - B_{RPN} $	–	0.5	–	mT	4

### 3. Product with $B_{OP} = 3.0$ mT typ.

Table 9

( $T_a = +25^\circ\text{C}$ ,  $V_{DD} = 3.3$  V,  $V_{SS} = 0$  V unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Operation point*1	S pole	$B_{OPS}$	–	2.0	3.0	4.0	mT	4
	N pole	$B_{OPN}$	–	–4.0	–3.0	–2.0	mT	4
Release point*2	S pole	$B_{RPS}$	–	1.0	2.0	3.0	mT	4
	N pole	$B_{RPN}$	–	–3.0	–2.0	–1.0	mT	4
Hysteresis width*3	S pole	$B_{HYSS}$	$B_{HYSS} = B_{OPS} - B_{RPS}$	–	1.0	–	mT	4
	N pole	$B_{HYSN}$	$B_{HYSN} =  B_{OPN} - B_{RPN} $	–	1.0	–	mT	4

\*1.  $B_{OPN}$ ,  $B_{OPS}$ : Operation points

$B_{OPN}$  and  $B_{OPS}$  are the values of magnetic flux density when the output voltage ( $V_{OUT}$ ) changes after the magnetic flux density applied to this IC by the magnet (N pole or S pole) is increased (by moving the magnet closer).

Even when the magnetic flux density exceeds  $B_{OPN}$  or  $B_{OPS}$ ,  $V_{OUT}$  retains the status.

\*2.  $B_{RPN}$ ,  $B_{RPS}$ : Release points

$B_{RPN}$  and  $B_{RPS}$  are the values of magnetic flux density when the output voltage ( $V_{OUT}$ ) changes after the magnetic flux density applied to this IC by the magnet (N pole or S pole) is decreased (the magnet is moved further away).

Even when the magnetic flux density falls below  $B_{RPN}$  or  $B_{RPS}$ ,  $V_{OUT}$  retains the status.

\*3.  $B_{HYSN}$ ,  $B_{HYSS}$ : Hysteresis widths

$B_{HYSN}$  and  $B_{HYSS}$  are the difference between  $B_{OPN}$  and  $B_{RPN}$ , and  $B_{OPS}$  and  $B_{RPS}$ , respectively.

**Remark** The unit of magnetic density mT can be converted by using the formula  $1 \text{ mT} = 10 \text{ Gauss}$ .

■ Test Circuits




Figure 3 Test Circuit 1




Figure 4 Test Circuit 2




Figure 5 Test Circuit 3




Figure 6 Test Circuit 4

NOT RECOMMENDED FOR NEW DESIGN



■ Standard Circuit




Figure 7

**Caution** The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.


**NOT RECOMMENDED FOR NEW DESIGN**

■ **Operation**

**1. Direction of applied magnetic flux**

This IC detects the magnetic flux density which is horizontal to the package marking surface. A magnetic field is defined as positive when No.3 pin side of the package is the S pole, and negative when it is the N pole.

**Figure 8** shows polarity in a magnetic field and direction in which magnetic flux is being applied.




**Figure 8**

**2. Position of magnetic sensor**

**Figure 9** shows the position of a magnetic sensor.

The center of this magnetic sensor is located in the area indicated by a circle, which is in the center of a package as described below.

The following also shows the distance (typ. value) between the marking surface and the chip surface of a package.



**Figure 9**

### 3. Basic operation

This IC changes the output voltage ( $V_{OUT}$ ) according to the level of the magnetic flux density (N pole or S pole) applied by a magnet.

When the detected magnetic flux density exceeds the operation point ( $B_{OPN}$  or  $B_{OPS}$ ),  $V_{OUT}$  changes from "H" to "L".

When the detected magnetic flux density becomes lower than the release point ( $B_{RPN}$  or  $B_{RPS}$ ),  $V_{OUT}$  changes from "L" to "H".

Figure 10 shows the relationship between the magnetic flux density and  $V_{OUT}$ .




Figure 10

NOT RECOMMENDED FOR NEW DESIGN

#### 4. Time dependency in the current consumption

This IC performs the intermittent operation, and operates at low current consumption due to repeating the sleep mode and the awake mode.

Figure 11 shows the time dependency in the current consumption.




Figure 11

NOT RECOMMENDED FOR NEW DESIGN

5. Timing chart

Figure 12 shows the operation timing of this IC.




Figure 12

NOT RECOMMENDED FOR NEW DESIGN

## ■ Precautions

- If the impedance of the power supply is high, the IC may malfunction due to a supply voltage drop caused by feed-through current. Take care with the pattern wiring to ensure that the impedance of the power supply is low.
- Note that the IC may malfunction if the power supply voltage rapidly changes. When the IC is used under the environment where the power supply voltage rapidly changes, it is recommended to judge the output voltage of the IC by reading it multiple times.
- Note that the IC may take longer to change the output voltage according to the level of the magnetic flux density when power is supplied again just after power shutdown.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Note that the output voltage may rarely change if the magnetic flux density between the operation point and the release point is applied to this IC continuously for a long time.
- The application conditions for the power supply voltage should not exceed the power dissipation.
- Large stress on this IC may affect the magnetic characteristics. Avoid large stress which is caused by the handling during or after mounting the IC on a board.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


NOT RECOMMENDED FOR NEW DESIGN

■ Characteristics (Typical Data)


1. Electrical characteristics

1.1 S-5701BC1xB


1.1.1 Current consumption ( $I_{DD}$ ) vs. Temperature ( $T_a$ )




1.1.2 Current consumption ( $I_{DD}$ ) vs. Power supply voltage ( $V_{DD}$ )




1.1.3 Low level output voltage ( $V_{OL}$ ) vs. Temperature ( $T_a$ )




1.1.4 Low level output voltage ( $V_{OL}$ ) vs. Power supply voltage ( $V_{DD}$ )




1.1.5 High level output voltage ( $V_{OH}$ ) vs. Temperature ( $T_a$ )




1.1.6 High level output voltage ( $V_{OH}$ ) vs. Power supply voltage ( $V_{DD}$ )




**1. 1. 7 Awake mode time ( $t_{AW}$ ) vs. Temperature ( $T_a$ )**




**1. 1. 8 Awake mode time ( $t_{AW}$ ) vs. Power supply voltage ( $V_{DD}$ )**



**1. 1. 9 Operating cycle ( $t_{CYCLE}$ ) vs. Temperature ( $T_a$ )**



**1. 1. 10 Operating cycle ( $t_{CYCLE}$ ) vs. Power supply voltage ( $V_{DD}$ )**




NOT RECOMMENDED FOR NEW DESIGN




## 2. Magnetic characteristics

### 2.1 S-5701BC10B

2.1.1 Operation point, release point ( $B_{OP}$ ,  $B_{RP}$ ) vs. Temperature ( $T_a$ )




2.1.2 Operation point, release point ( $B_{OP}$ ,  $B_{RP}$ ) vs. Power supply voltage ( $V_{DD}$ )




### 2.2 S-5701BC12B

2.2.1 Operation point, release point ( $B_{OP}$ ,  $B_{RP}$ ) vs. Temperature ( $T_a$ )




2.2.2 Operation point, release point ( $B_{OP}$ ,  $B_{RP}$ ) vs. Power supply voltage ( $V_{DD}$ )




### 2.3 S-5701BC11B

2.3.1 Operation point, release point ( $B_{OP}$ ,  $B_{RP}$ ) vs. Temperature ( $T_a$ )




2.3.2 Operation point, release point ( $B_{OP}$ ,  $B_{RP}$ ) vs. Power supply voltage ( $V_{DD}$ )



■ **Power Dissipation**

TSOT-23-3S




Board	Power Dissipation (Pd)
A	0.56 W
B	0.66 W
C	–
D	–
E	–

NOT RECOMMENDED FOR NEW DESIGN

# TSOT-23-3S Test Board


 IC Mount Area

(1) Board A



Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	2	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via	-	




(2) Board B



Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via	-	

NOT RECOMMENDED FOR NEW DESIGN

No. TSOT23x-A-Board-SD-1.0






NOT RECOMMENDED FOR NEW DESIGN

No. MP003-E-P-SD-1.0

TITLE	TSOT233S-A-PKG Dimensions
No.	MP003-E-P-SD-1.0
ANGLE	
UNIT	mm

**ABLIC Inc.**




NOT RECOMMENDED FOR NEW DESIGN!


No. MP003-E-C-SD-1.0

TITLE	TSOT233S-A-Carrier Tape
No.	MP003-E-C-SD-1.0
ANGLE	
UNIT	mm

**ABLIC Inc.**



Enlarged drawing in the central part



No. MP003-E-R-SD-1.0

TITLE	TSOT233S-A-Reel		
No.	MP003-E-R-SD-1.0		
ANGLE		QTY.	3,000
UNIT	mm		
<b>ABLIC Inc.</b>			

## Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.  
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.  
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.  
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.  
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07