

TMS320VC5505 Fixed-Point Digital Signal Processor

Check for Samples: [TMS320VC5505](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=tms320vc5505)

1 Fixed-Point Digital Signal Processor

1.1 TMS320VC5505 Features

- **• High-Performance, Low-Power, TMS320C55x™ • Device USB Port With Integrated 2.0 Fixed-Point Digital Signal Processor**
	-
	-
	- **– One/Two Instruction(s) Executed per Cycle • Tightly-Coupled FFT Hardware Accelerator**
	- **Multiply-Accumulates per Second (MMACS)] ADC**
	-
	- **– Three Internal Data/Operand Read Buses Separate Clock Domain, Separate Power and Two Internal Data/Operand Write Buses**
	-
	-
- **• 320 K Bytes Zero-Wait State On-Chip RAM, I/O, EMIF I/O, USB PHY, and DVDDIO**
	- **Loop (PLL) Clock Generator – 64K Bytes of Dual-Access RAM (DARAM),**
	- **– 256K Bytes of Single-Access RAM (SARAM), NAND Flash, NOR Flash, SPI EEPROM, or I2C 32 Blocks of 4K x 16-Bit**
- **• 128K Bytes of Zero Wait-State On-Chip ROM Boundary-Scan-Compatible (4 Blocks of 16K x 16-Bit)**
- **• Up to 26 General-Purpose I/O (GPIO) Pins • 16-/8-Bit External Memory Interface (EMIF) with** Glueless Interface to:

Glueless Interface to:
 ALIACC COLOGE CONTACT STERM PERSENT SOFT **PLACES INCREDITED 196-Terminal Pb-Free Plastic BGA (Ball Grid**
	- **• 196-Terminal Pb-Free Plastic BGA (Ball Grid – 8-/16-Bit NAND Flash, 1- and 4-Bit ECC**
	- **– 8-/16-Bit NOR Flash**
	- **– Asynchronous Static RAM (SRAM) 3.3-V I/Os**
- **• Direct Memory Access (DMA) Controller**
	- **– Four DMA With ⁴ Channels Each 3.3-V I/Os (16-Channels Total)**
- **• Three 32-Bit General-Purpose Timers**
- **• Two MultiMedia Card/Secure Digital (MMC/SD) – Echo Cancellation Headphones Interfaces**
- **• Universal Asynchronous Receiver/Transmitter – Voice Applications (UART)**
- **• Serial-Port Interface (SPI) With Four Chip-Selects – Fingerprint Biometrics**
- **– Software Defined Radio • Master/Slave Inter-Integrated Circuit (I²C Bus™)**
- **• Community Resources • Four Inter-IC Sound (I²S Bus™) for Data Transport – TI E2E [Community](http://e2e.ti.com/forums)**
-
- **– 16.67-, 10-ns Instruction Cycle Time – USB 2.0 Full- and High-Speed Device**
- **– 60-, 100-MHz Clock Rate • LCD Bridge With Asynchronous Interface**
	-
- **– Dual Multipliers [Up to 200 Million • 10-Bit 4-Input Successive Approximation (SAR)**
- **– Two Arithmetic/Logic Units (ALUs) • Real-Time Clock (RTC) With Crystal Input, With**
- **– Fully Software-Compatible With C55x • Four Core Isolated Power Supply Domains: Devices Analog, RTC, CPU and Peripherals, and USB**
- **– Industrial Temperature Devices Available • Four I/O Isolated Power Supply Domains: RTC**
- **Composed of: • Low-Power S/W Programmable Phase-Locked**
	- **8 Blocks of 4K x 16-Bit • On-Chip ROM Bootloader (RBL) to Boot From**
		- **• IEEE-1149.1 (JTAG™)**
		-
		- **Array) (ZCH Suffix)**
		- **• 1.05-V Core (60 MHz), 1.8-V, 2.5-V, 2.8-V, or**
		- **• 1.3-V Core (100 MHz), 1.8-V, 2.5-V, 2.8-V, or**
		- **• Applications:**
- **– Wireless Audio Devices (e.g., Headsets, – One Selectable as a Watchdog and/or GP Microphones, Speakerphones, etc.)**
	-
	- **– Portable Medical Devices**
	-
	- **– Industrial Controls**
	-
	-
	- -
		- **– TI Embedded [Processors](http://wiki.davincidsp.com/index.php?title=Main_Page) Wiki**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

1.2 Description

The TMS320VC5505 is a member of TI's TMS320C5000™ fixed-point Digital Signal Processor (DSP) product family and is designed for low-power applications.

The TMS320VC5505 fixed-point DSP is based on the TMS320C55x™ DSP generation CPU processor core. The C55x™ DSP architecture achieves high performance and low power through increased parallelism and total focus on power savings. The CPU supports an internal bus structure that is composed of one program bus, one 32-bit data read bus and two 16-bit data read buses, two 16-bit data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to four 16-bit data reads and two 16-bit data writes in a single cycle. The TMS320VC5505 also includes four DMA controllers, each with 4 channels, providing data movements for 16-independent channel contexts without CPU intervention. Each DMA controller can perform one 32-bit data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication and a 32-bit add in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x CPU supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to the Address Unit (AU) and Data Unit (DU) resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The general-purpose input and output functions along with the 10-bit SAR ADC provide sufficient pins for status, interrupts, and bit I/O for LCD displays, keyboards, and media interfaces. Serial media is supported through two MultiMedia Card/Secure Digital (MMC/SD) peripherals, four Inter-IC Sound (I2S Bus™) modules, one Serial-Port Interface (SPI) with up to 4 chip selects, one I2C multi-master and slave interface, and a Universal Asynchronous Receiver/Transmitter (UART) interface.

The VC5505 peripheral set includes an external memory interface (EMIF) that provides glueless access to asynchronous memories like EPROM, NOR, NAND, and SRAM. Additional peripherals include: a high-speed Universal Serial Bus (USB2.0) device mode only, and a real-time clock (RTC). This device also includes three general-purpose timers with one configurable as a watchdog timer, and a analog phase-locked loop (APLL) clock generator.

In addition, the VC5505 includes a tightly-coupled FFT Hardware Accelerator. The tightly-coupled FFT Hardware Accelerator supports 8 to 1024-point (in power of 2) real and complex-valued FFTs.

The VC5505 is supported by the industry's award-winning eXpressDSP™, Code Composer Studio™ Integrated Development Environment (IDE), DSP/BIOS™, Texas Instruments' algorithm standard, and the industry's largest third-party network. Code Composer Studio IDE features code generation tools including a C Compiler and Linker, RTDX™, XDS100™, XDS510™, XDS560™ emulation device drivers, and evaluation modules. The VC5505 is also supported by the C55x DSP Library which features more than 50 foundational software kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip support libraries.

1.3 Functional Block Diagram

[Figure](#page-2-0) 1-1 shows the functional block diagram of the VC5505 device.

Figure 1-1. TMS320VC5505 Functional Block Diagram

[TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

2 Revision History

This data manual revision history highlights the technical changes made to the SPRS503A device-specific data manual to make it an SPRS503B revision.

Scope: Applicable updates to the TMS320C5000 device family, specifically relating to the TMS320VC5505 device (Silicon Revisions 1.4) which is now in the production data (PD) stage of development have been incorporated.

Note: As TMS320VC550x related documentation is released, the ulink references will operate properly. If the related docs are as yet not released, the ulink will appear to be broken.

3 Device Overview

3.1 Device Characteristics

[Table](#page-5-2) 3-1, provides an overview of the TMS320VC5505 DSP. The tables show significant features of the VC5505 device, including the capacity of on-chip RAM, the peripherals, the CPU frequency, and the package type with pin count.

HARDWARE FEATURES			VC5505
Peripherals	External Memory Interface (EMIF)		Asynchronous (8/16-bit bus width) SRAM, Flash (NOR, NAND)
Not all peripheral pins are available at the same time (for more detail, see the Device Configurations section).	Flash Cards		2 MMC/SD
	DMA		Four DMA controllers each with four channels, for a total of 16 channels
	Timers		2 32-Bit General-Purpose (GP) Timers 1 Additional Configurable as a 32-Bit GP Timer and/or a Watchdog
	UART		1 (with RTS/CTS flow control)
	SPI		1 with 4 chip selects
	1^2C		1 (Master/Slave)
	1 ² S		4 (Two Channel, Full Duplex Communication)
	USB 2.0 (Device only)		High- and Full-Speed Device
	MMC/SD		256 byte read/write buffer, max 50-MHz clock for SD cards, and signaling for DMA transfers
	LCD Bridge		1 (8-bit or 16-bit asynchronous parallel bus)
	ADC (Successive Approximation [SAR])		1 (10-bit, 4-input, 16-us conversion time)
	Real-Time Clock (RTC)		1 (Crystal Input, Separate Clock Domain and Power Supply)
	FFT Hardware Accelerator		1 (Supports 8 to 1024-point 16-bit real and complex FFT)
	General-Purpose Input/Output Port (GPIO)		Up to 26 pins (with 1 Additional General-Purpose Output (XF) and 4 Special-Purpose Outputs for Use With SAR)
On-Chip Memory	Size (Bytes)		320 KB RAM, 128KB ROM
	Organization		64KB On-Chip Dual-Access RAM (DARAM) 256 KB On-Chip Single-Access RAM (SARAM) 128KB On-Chip Single-Access ROM (SAROM)
JTAG BSDL_ID	JTAG ID Register (Value is: 0009_702F)		see Figure 6-40
CPU Frequency	MHz	1.05-V Core	60 MHz
		1.3-V Core	100 MHz
Cycle Time	ns	1.05-V Core	16.67 ns
		1.3-V Core	10 _{ns}
	Core (V)		1.05 V (60 MHz)
Voltage			1.3 V (100 MHz)
	I/O(V)		1.8 V, 2.5 V, 2.8 V, 3.3 V
Power Characterization	Active @ Room Temp 25°C, 75% DMAC + 25% ADD (Typical Sine Wave Data Switching)		0.15 mW/MHz @ 1.05 V, 60 MHz 0.22 mW/MHz @ 1.3 V, 100 MHz
	Active @ Room Temp 25°C, 75% DMAC + 25% NOP (Typical Sine Wave Data Switching)		0.14 mW/MHz @ 1.05 V, 60 MHz 0.22 mW/MHz @ 1.3 V, 100 MHz
	Active @ Room Temp 25°C, Hardware FFT Accelerator 1024-pt FFT, ROM Execution		0.25 mW/MHz @ 1.05 V, 60 MHz 0.31 mW/MHz @ 1.3 V, 100 MHz

Table 3-1. Characteristics of the VC5505 Processor

Table 3-1. Characteristics of the VC5505 Processor (continued)

(1) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

3.2 C55x CPU

The TMS320VC5505 fixed-point digital signal processor (DSP) is based on the C55x CPU 3.3 generation processor core. The C55x DSP architecture achieves high performance and low power through increased parallelism and total focus on power savings. The CPU supports an internal bus structure that is composed of one program bus, three data read buses (one 32-bit data read bus and two 16-bit data read buses), two 16-bit data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to four data reads and two data writes in a single cycle. Each DMA controller can perform one 32-bit data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x DSP generation supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory, stores them in a 128-byte Instruction Buffer Queue, and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions calls.

For more detailed information on the CPU, see the TMS320C55x CPU 3.0 CPU Reference Guide (literature number [SWPU073\)](http://www.ti.com/lit/pdf/SWPU073).

The C55x core of the VC5505 can address 16M bytes of unified data and program space. It also addresses 64K words of I/O space. The VC5505 includes three types of on-chip memory: 128 KB read-only memory (ROM), 256 KB single-access random access memory (SARAM), 64 KB dual-access random access memory (DARAM). The memory map is shown in [Figure](#page-11-2) 3-1.

3.2.1 On-Chip Dual-Access RAM (DARAM)

The DARAM is located in the byte address range 000000h − 00FFFFh and is composed of eight blocks of 4K words each (see [Table](#page-7-0) 3-2). Each DARAM block can perform two accesses per cycle (two reads, two writes, or a read and a write). The DARAM can be accessed by the internal program, data, or DMA buses.

CPU BYTE ADDRESS RANGE	DMA CONTROLLER BYTE ADDRESS RANGE	MEMORY BLOCK
$000000h - 001$ FFFh	0001 0000h - 0001 1FFFh	DARAM $0^{(1)}$
$002000h - 003$ FFFh	0001 2000h - 0001 3FFFh	DARAM 1
004000h - 005FFFh	0001 4000h - 0001 5FFFh	DARAM ₂
006000h - 007FFFh	0001 6000h - 0001 7FFFh	DARAM ₃
008000h - 009FFFh	0001 8000h - 0001 9FFFh	DARAM 4
00A000h - 00BFFFh	0001 A000h - 0001 BFFFh	DARAM 5
$00C000h - 00DFFFh$	0001 C000h - 0001 DFFFh	DARAM 6
00E000h - 00FFFFh	0001 E000h - 0001 FFFFh	DARAM 7

Table 3-2. DARAM Blocks

(1) The first 192 bytes are reserved for memory-mapped registers (MMRs). See [Figure](#page-11-2) 3-1 , TMS320VC5505 Memory Map Summary.

3.2.2 On-Chip Single-Access RAM (SARAM)

The SARAM is located at the byte address range 010000h – 04FFFF h and is composed of 32 blocks of 4K words each (see [Table](#page-7-1) 3-3). Each SARAM block can perform one access per cycle (one read or one write). SARAM can be accessed by the internal program, data, or DMA buses. SARAM is also accessed by the USB and LCD DMA buses.

CPU BYTE ADDRESS RANGE	DMA/USB CONTROLLER BYTE ADDRESS RANGE	MEMORY BLOCK
010000h - 011FFFh	0009 0000h - 0009 1FFFh	SARAM 0
$012000h - 013$ FFFh	0009 2000h - 0009 3FFFh	SARAM 1
$014000h - 015$ FFFh	0009 4000h - 0009 5FFFh	SARAM 2
016000h - 017FFFh	0009 6000h - 0009 7FFFh	SARAM 3
$018000h - 019$ FFFh	0009 8000h - 0009 9FFFh	SARAM 4
01A000h - 01BFFFh	0009 A000h - 0009 BFFFh	SARAM 5
$01C000h - 01DFFFh$	0009 C000h - 0009 DFFFh	SARAM 6
$01E000h - 01FFFFh$	0009 E000h - 0009 FFFFh	SARAM ₇
$020000h - 021$ FFFh	000A 0000h - 000A 1FFFh	SARAM 8
022000h - 023FFFh	000A 2000h - 000A 3FFFh	SARAM 9
024000h - 025FFFh	000A 4000h - 000A 5FFFh	SARAM 10
026000h - 027FFFh	000A 6000h - 000A 7FFFh	SARAM 11
028000h - 029FFFh	000A 8000h - 000A 9FFFh	SARAM 12
02A000h - 02BFFFh	000A A000h - 000A BFFFh	SARAM 13
02C000h - 02DFFFh	000A C000h - 000A DFFFh	SARAM 14
$02E000h - 02$ FFFFh	000A E000h - 000A FFFFh	SARAM 15

Table 3-3. SARAM Blocks

Table 3-3. SARAM Blocks (continued)

(1) SARAM31 (byte address range: 0x4E000 – 0x4EFFF) is reserved for the bootloader. After the boot process is complete, this memory space can be used.

3.2.3 On-Chip Read-Only Memory (ROM)

The zero-wait-state ROM is located at the byte address range FE0000h – FFFFFFh. The ROM is composed of four 16K-word blocks, for a total of 128K bytes of ROM. The ROM address space can be mapped by software to the external memory or to the internal ROM.

The standard VC5505 device includes a Bootloader program resident in the ROM.

When the MPNMC bit field of the ST3 status register is cleared (by default), the byte address range FE0000h – FFFFFFh is reserved for the on-chip ROM. When the MPNMC bit field of the ST3 status register is set through software, the on-chip ROM is disabled and not present in the memory map, and byte address range FE0000h – FFFFFFh is directed to external memory space. A hardware reset always clears the MPNMC bit, so it is not possible to disable the ROM at reset. However, the software reset instruction does not affect the MPNMC bit. The ROM can be accessed by the program and data buses. Each on-chip ROM block is a one cycle per word access memory.

3.2.4 External Memory

The external memory space of the device is located at the byte address range 050000h – FFFFFFh. The external memory space is divided into four chip select spaces: EMIF CS2 through CS5 space dedicated to asynchronous devices including flash. Each chip select space has a corresponding chip select pin (called EMIF CSx) that is activated during an access to the chip select space.

The external memory interface (EMIF) provides the means for the DSP to access external memories and other devices including: NOR Flash, NAND Flash, and SRAM. Before accessing external memory, you must configure the EMIF through its memory-mapped registers.

The EMIF provides a configurable 16- or 8-bit data bus, an address bus width of up to 21-bits, and 4 dedicated chip selects, along with memory control signals. To maximize power savings, the I/O pin of the EMIF can be operated at an independent voltage from the rest of other I/O pins on the device.

Copyright © 2009–2010, Texas Instruments Incorporated and Device Overview 9

ÈXAS **NSTRUMENTS**

3.2.5 I/O Memory

The VC5505 DSP includes a 64K byte I/O space for the memory-mapped registers of the DSP peripherals and system registers used for idle control, status monitoring and system configuration. I/O space is separate from program/memory space and is accessed with separate instruction opcodes or via the DMA's.

[Table](#page-9-0) 3-4 lists the memory-mapped registers of the device. Note that not all addresses in the 64K byte I/O space are used; these addresses should be treated as RESERVED and not accessed by the CPU nor DMA.. For the expanded tables of each peripheral, see [Section](#page-56-0) 6, Peripheral Information and Electrical Specifications of this document.

Some DMA controllers have access to the I/O-Space memory-mapped registers of the following peripherals registers: I2C, UART, I2S, MMC/SD, EMIF, USB, and SAR ADC .

Before accessing any peripheral memory-mapped register, make sure the peripheral being accessed is not held in reset via the Peripheral Reset Control Register (PRCR) and its internal clock is enabled via the Peripheral Clock Gating Control Registers (PCGCR1 and PCGCR2).

Table 3-4. Peripheral I/O-Space Control Registers

Table 3-4. Peripheral I/O-Space Control Registers (continued)

ÈXAS **NSTRUMENTS**

3.3 Memory Map Summary

The VC5505 provides 16M bytes of total memory space composed of on-chip RAM, on-chip ROM, and external memory space supporting a variety of memory types. The on-chip, dual-access RAM allows two accesses to a given block during the same cycle. The VC5505 supports 8 blocks of 4K words of dual-access RAM. The on-chip, single-access RAM allows one access to a given block per cycle. The VC5505 supports 32 blocks of 4K words of single-access RAM.

The remainder of the memory map is divided into reserved areas, four external spaces, and on-chip ROM. Each external space has a chip select decode signal (called CS[2:5]) that indicates an access to the selected space. The external memory interface (EMIF) supports access to asynchronous memories such as SRAM, NAND, or NOR.

The DSP memory is accessible by different master modules within the DSP, including the C55x CPU, the four DMA controllers, LCD, and USB (see [Figure](#page-11-2) 3-1).

A. Address shown represents the first byte address in each block.

B. The first 192 bytes are reserved for memory-mapped registers (MMRs).

C. Out of the four DMA controllers, only DMA controller 3 has access to the external memory space.

D. The USB and LCD controllers do not have access to DARAM.

Figure 3-1. TMS320VC5505 Memory Map Summary

3.4 Pin Assignments

Extensive use of pin multiplexing is used to accommodate the largest number of peripheral functions in the smallest possible package. Pin multiplexing is controlled using software programmable register settings. For more information on pin muxing, see [Section](#page-47-1) 4.7, Multiplexed Pin Configurations of this document.

3.4.1 Pin Map (Bottom View)

[Figure](#page-12-0) 3-2 shows the bottom view of the package pin assignments.

A. Shading denotes pins not supported on this device. To ensure proper device operation, these pins must be hooked up properly, see [Table](#page-32-0) 3-19, Regulators and Power Management Terminal Functions.

Figure 3-2. VC5505 Pin Map (A)

3.5 Terminal Functions

The terminal functions tables [\(Table](#page-14-0) 3-5 through [Table](#page-34-0) 3-22) identify the external signal names, the associated pin (ball) numbers along with the mechanical package designator, the pin type, whether the pin has any internal pullup or pulldown resistors, and a functional pin description. For more detailed information on device configuration, peripheral selection, multiplexed/shared pins, and debugging considerations, see the Device Configuration section of this data manual.

For proper device operation, external pullup/pulldown resistors may be required on some pins. [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors discusses situations where external pullup/pulldown resistors are required.

Texas

INSTRUMENTS

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

(1) $I =$ Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

Table 3-6. Real-Time Clock (RTC) Terminal Functions

(1) $I = Input$, $O = Output$, $Z = High$ impedance, $S = Supply$ voltage, $GND = Ground$, $A = Analog$ signal (2) $IPD = Internal$ pulldown, $IPU = Internal$ pullup. For more detailed information on pullup/pulldown res

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

Table 3-7. RESET, Interrupts, and JTAG Terminal Functions

(1) $I =$ Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

Table 3-7. RESET, Interrupts, and JTAG Terminal Functions (continued)

XAS NSTRUMENTS

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Table 3-8. External Memory Interface (EMIF) Terminal Functions

(1) $I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal$

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

Table 3-9. Inter-Integrated Circuit (I2C) Terminal Functions

(1) $I =$ Input, $O =$ Output, $Z =$ High impedance, $S =$ Supply voltage, GND = Ground, $A =$ Analog signal

 (2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

(3) Specifies the operating I/O supply voltage for each signal

Table 3-10. Inter-IC Sound (I2S0 – I2S3) Terminal Functions

(1) $I =$ Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1 , Pullup/Pulldown Resistors.

Table 3-10. Inter-IC Sound (I2S0 – I2S3) Terminal Functions (continued)

XAS

NSTRUMENTS

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Table 3-11. Serial Peripheral Interface (SPI) Terminal Functions

(1) $I = Input$, $O = Output$, $Z = High$ impedance, $S = Supply$ voltage, $GND = Ground$, $A = Analyg$ signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

 $\sqrt{ }$

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Table 3-12. UART Terminal Functions

(1) $I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal$

 \top

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

(3) Specifies the operating I/O supply voltage for each signal

Τ

⊤

Table 3-13. USB2.0 Terminal Functions

(1) $I = Input$, $O = Output$, $Z = High$ impedance, $S = Supply$ voltage, $GND = Ground$, $A = Analog$ signal

 (2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

[TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

Texas
Instruments

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

SIGNAL			OTHER ⁽²⁾⁽³⁾		
NAME	NO.	TYPE ⁽¹⁾		DESCRIPTION	
USB_V _{SSREF}	G10	GND	see Section 5.2. ROC	Ground for reference current. This must be connected via a 10-k Ω ±1% resistor to USB R1. When the USB peripheral is not used, the USB_V _{SSREF} signal should be connected directly to ground (V_{ss}) .	
$USB_VDDA3P3$	H ₁₂	S	see Section 5.2. ROC	Analog 3.3 V power supply for USB PHY. When the USB peripheral is not used, the USB_ V_{DDASP3} signal should be connected to ground (V_{SS}) .	
USB_V _{SSA3P3}	H ₁₁	GND	see Section 5.2. ROC	Analog ground for USB PHY.	
USB_V _{DDA1P3}	H ₁₀	S	see Section 5.2. ROC	Analog 1.3 V power supply for USB PHY. [For high-speed sensitive analog circuits] When the USB peripheral is not used, the USB_ V_{DDA1P3} signal should be connected to ground (V_{SS}) .	
USB_V _{SSA1P3}	H ₉	GND	see Section 5.2. ROC	Analog ground for USB PHY [For high speed sensitive analog circuits].	
USB_V _{DD1P3}	J13	S	see Section 5.2. ROC	1.3-V digital core power supply for USB PHY. When the USB peripheral is not used, the USB_ V_{DD1P3} signal should be connected to ground (V_{SS}) .	
USB_V _{SS1P3}	H ₁₃	GND	see Section 5.2. ROC	Digital core ground for USB phy.	
USB_V _{DDPLL}	G ₈	S	see Section 5.2. ROC	3.3 V USB Analog PLL power supply. When the USB peripheral is not used, the USB V_{DDPI} signal should be connected to ground (V_{SS}) .	
USB/V_{SSPI1}	G11	GND	see Section 5.2. ROC	USB Analog PLL ground.	

Table 3-13. USB2.0 Terminal Functions (continued)

(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

TEXAS

INSTRUMENTS

Table 3-14. LCD Bridge Terminal Functions (continued)

Table 3-15. MMC1/SD Terminal Functions

(1) $I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal$

 (2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

(3) Specifies the operating I/O supply voltage for each signal

Table 3-16. MMC0/SD Terminal Functions

(1) $I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal$

 (2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

[TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

(1) $I =$ Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

INSTRUMENTS

EXAS

Table 3-18. GPIO Terminal Functions

(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

[TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Table 3-18. GPIO Terminal Functions (continued)

Table 3-18. GPIO Terminal Functions (continued)

Table 3-19. Regulators and Power Management Terminal Functions

(1) $I =$ Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

Table 3-20. Reserved and No Connects Terminal Functions

(1) $I = Input$, $O = Output$, $Z = High$ impedance, $S = Supply$ voltage, $GND = Ground$, $A = Analog$ signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

(3) Specifies the operating I/O supply voltage for each signal

Table 3-21. Supply Voltage Terminal Functions

(1) $I = Input$, $O = Output$, $Z = High$ impedance, $S = Supply$ voltage, $GND = Ground$, $A = Analog$ signal

(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

[TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

(1) $I = Input$, $O = Output$, $Z = High$ impedance, $S = Supply$ voltage, $GND = Ground$, $A = Analyg$ signal

(1) $1 - m$ part σ = σ applicit σ = σ internal pullup. For more detailed information on pullup/pulldown resistors and situations where external (2) IPD = Internal pulldown, IPU = Internal pullup. For more detail pullup/pulldown resistors are required, see [Section](#page-50-1) 4.8.1, Pullup/Pulldown Resistors.

3.6 Device Support

3.6.1 Development Support

TI offers an extensive line of development tools for the TMS320C55x DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of TMS320C55x fixed-point DSP-based applications:

Software Development Tools:

Code Composer Studio™ Integrated Development Environment (IDE): Version 3.3 or later

C/C++/Assembly Code Generation, and Debug plus additional development tools

Scalable, Real-Time Foundation Software (DSP/BIOS™ Version 5.32.03 or later), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:

Extended Development System (XDS™) Emulator

For a complete listing of development-support tools for the TMS320C55x DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

3.6.2 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g.,TMX320VC5505ZCH). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications.
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification.
- **TMS** Fully-qualified production device.

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully qualified development-support product.

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ZCH), and the temperature range (for example, "Blank" is the commercial temperature range).

[Figure](#page-36-0) 3-3 provides a legend for reading the complete device name for any DSP platform member.

4 Device Configuration

4.1 System Registers

The system registers are used to configure the device and monitor its status. Brief descriptions of the various system registers are shown in [Table](#page-37-0) 4-1.

Table 4-1. Idle Control, Status, and System Registers

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

4.2 Power Considerations

The VC5505 provides several means of managing power consumption.

To minimize power consumption, the VC5505 divides its circuits into eight main isolated supply domains:

- ANA_LDOI (LDO and Bandgap Power Supply)
- Analog POR and PLL ($V_{DDA-ANA}$ and $V_{DDA-PLL}$)
- RTC (CV_{DD_RTC})
- Digital Core (CV_{DD})
- USB Core (USB_ V_{DD1P3} and USB_ V_{DDA1P3})
- USB PHY and USB PLL (USB_V_{DDOSC}, USB_V_{DDA3P3}, and USB_V_{DDPLL})
- EMIF I/O (DV_{DDEMIF})
- RTC I/O (DV_{DDRTC})
- Rest of the I/O (DV_{DDIO})

4.2.1 LDO Configuration

The VC5505 includes one Low-Dropout Regulator (LDO) which can be used to regulate the supplies of the analog PLL and SAR ADC.

4.2.1.1 Analog LDO

The ANA_LDOI pin (B12) provides the power to the Analog LDO, the bandgap reference generator, and some I/O input pins and can range from 1.8 V to 3.6 V. The Bandgap provides accurate voltage and current references to the POR, LDO, PLL, and SAR; therefore, for proper device operation, power **must** always be applied to the ANA_LDOI pin. ANA_LDOO is regulated to 1.3 V and can optionally be used to provide up to 3 mA to the $V_{DDA-ANA}$ (Power Management Voltage Supervisor and SAR V_{DD} power inputs) and $V_{DDA-PLL}$ (System PLL power input).

4.3 Clock Considerations

The system clock, which is used by the CPU and most of the DSP peripherals, is controlled by the system clock generator. The system clock generator features a software-programmable PLL multiplier and several dividers. The clock generator accepts an input reference clock from the CLKIN pin or the output clock of the 32.768-KHz real-time clock (RTC) oscillator. The selection of the input reference clock is based on the state of the CLK_SEL pin. The CLK_SEL pins is required to be statically tied high or low and cannot change dynamically after reset.

In addition, the DSP requires a reference clock for USB applications. The USB reference clock is generated using a dedicated on-chip oscillator with a 12-MHz external crystal connected to the USB_MXI and USB_MXO pins.

The USB reference clock is not required if the USB peripheral is not being used. To completely disable the USB oscillator, connect the USB_MXI pin to ground (V_{SS}) and leave the USB_MXO pin unconnected. The USB oscillator power pins (USB_V_{DDOSC} and USB_V_{SSOSC}) should also be connected to ground.

The RTC oscillator generates a clock when a 32.768-KHz crystal is connected to the RTC_XI and RTC_XO pins. The 32.768-KHz crystal can be disabled if CLKIN is used as the clock source for the DSP. However, when the RTC oscillator is disabled, the RTC peripheral will not operate and the RTC registers (I/O address range 1900h – 197Fh) will not be accessible. This includes the RTC power management register (RTCPMGT) which controls the RTCLKOUT and WAKEUP pins. To disable the RTC oscillator, connect the RTC_XI pin to CV_{DORTC} and the RTC_XO pin to ground.

For more information on crystal specifications for the RTC oscillator and the USB oscillator, see [Section](#page-58-0) 6.4, External Clock Input From RTC_XI, CLKIN, and USB_MXI Pins.

[TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

Copyright © 2009–2010, Texas Instruments Incorporated **Device Configuration** 39

4.3.1 Clock Configurations After Device Reset

After reset, the on-chip Bootloader programs the system clock generator based on the input clock selected via the CLK SEL pin. If CLK $SEL = 0$, the Bootloader programs the system clock generator and sets the system clock to 12.288 MHz (multiply the 32.768-kHz RTC oscillator clock by 375). If CLK SEL = 1, the Bootloader bypasses the system clock generator altogether and the system clock is driven by the CLKIN pin. In this case, the CLKIN frequency is expected to be 11.2896 MHz, 12.0 MHz, or 12.288 MHz. While the bootloader tries to boot from the USB (currently not supported), the clock generator will be programmed to output approximately 36 MHz.

4.3.1.1 Device Clock Frequency

After the boot process is complete, the user is allowed to re-program the system clock generator to bring the device up to the desired clock frequency and the desired peripheral clock state (clock gating or not). The user must adhere to various clock requirements when programming the system clock generator. For more information, see [Section](#page-62-0) 6.5, Clock PLLs.

Note: The on-chip Bootloader allows for DSP registers to be configured during the boot process. However, this feature **must not** be used to change the output frequency of the system clock generator during the boot process. Timer0 is also used by the bootloader to allow for 200 ms of BG_CAP settling time. The bootloader register modification feature **must not** modify the Timer0 registers.

4.3.1.2 Peripheral Clock State

The clock and reset state of each of peripheral is controlled through a set of system registers. The peripheral clock gating control registers (PCGCR1 and PCGCR2) are used to enable and disable peripheral clocks. The peripheral software reset counter register (PSRCR) and the peripheral reset control register (PRCR) are used to assert and deassert peripheral reset signals.

At hardware reset, all of the peripheral clocks are off to conserve power. After hardware reset, the DSP boots via the bootloader code in ROM. During the boot process, the bootloader queries each peripheral to determine if it can boot from that peripheral. At that time, the individual peripheral clocks will be enabled for the query and then disabled again when the bootloader is finished with the peripheral. By the time the bootloader releases control to the user code, all peripheral clocks will be off and all domains in the ICR, except the CPU domain, will be idled.

4.3.1.3 USB Oscillator Control

The USB oscillator is controlled through the USB system control register (USBSCR). To enable the oscillator, the USBOSCDIS and USBOSCBIASDIS bits must be cleared to 0. The user must wait until the USB oscillator stabilizes before proceeding with the USB configuration. The USB oscillator stabilization time is 100 ms, typically with a 10 ms maximum (**Note:** the startup time is highly dependent on the ESR and capacitive load on the crystal).

4.4 Boot Sequence

The boot sequence is a process by which the device's memory is loaded with program and data sections from external flash memory, and by which some of the device's internal registers are programmed with predetermined values. The boot sequence is started automatically after each device reset. For more details on device reset, see [Section](#page-66-0) 6.7, Reset.

There are several methods by which the memory and register initialization can take place. Each of these methods is referred to as a boot mode. At reset, the device cycles through different boot modes until a valid boot signature is found (see [Figure](#page-41-0) 4-1). For more information on the boot modes supported, see [Section](#page-41-1) 4.4.1, Boot Modes.

The VC5505 Bootloader follows the following steps as shown in [Figure](#page-41-0) 4-1

- 1. Immediately after reset, the CPU fetches the reset vector from 0xFFFF00. MP/MC is 0 by default, so 0xFFFF00 is mapped to internal ROM. The PLL is in bypass mode.
- 2. Set CLKOUT slew rate control to slow slew rate.
- 3. Idle all peripherals, MPORT and HWA.
- 4. If CLK_SEL = 0, the Bootloader powers up the PLL and sets its output frequency to 12.288 MHz (with a 375x multiplier using $VP = 749$, $VS = 0$, input divider disabled, output divide-by-2 enabled, and output divider enabled with $VO = 0$). If CLK_SEL = 1, the Bootloader keeps the PLL bypassed.
- 5. Apply manufacturing trim to the bandgap references.
- 6. Disable CLKOUT.
- 7. Set Register Configuration, if present in boot image.
- 8. Test for NOR boot on all asynchronous CS spaces (EM_CS[2:5]) with 16-bit access:
	- (a) Check the first 2 bytes read from boot signature.
	- (b) If the boot signature is not valid, go to step 9.
	- (c) Attempt NOR boot, go to step 17.
- 9. Test for NAND boot on all asynchronous CS spaces (EM_CS[2:5]) with 8-bit access:
	- (a) Check the first 2 bytes read from boot table for a boot signature match.
	- (b) If the boot signature is not valid, go to step 10.
	- (c) Attempt NAND boot, go to step 17.
- 10. Test for SPI EEPROM boot on SPI_CS[0] with 500-KHz clock rate and for Parallel Port Mode on External bus Selection Register set to 5, then set to 6:
	- (a) Check the first 2 bytes read from boot table for a boot signature match.
	- (b) If the boot signature is not valid, go to step 11.
	- (c) Attempt SPI EEPROM boot, go to step 17.
- 11. Test for I2C EEPROM boot with a 7-bit slave address 0x50 and 400-kHz clock rate.
	- (a) Check the first 2 bytes read from boot table for a boot signature match.
	- (b) If the boot signature is not valid, go to step 12.
	- (c) Attempt I2C EEPROM boot, go to step 17.
- 12. Test for MMC/SD boot --- **MMC/SD boot is not supported.**
- 13. Set the PLL output to approximately 36 MHz. If CLK_SEL = 1, CLKIN multiplied by 3x, ; if CLK_SEL = 0, CLKIN is multiplied by 1125x.
- 14. Test for UART boot --- **UART boot is not supported.**
- 15. Test for USB boot --- **USB boot is not supported.**
- 16. If the boot signature is **not** valid, then go back to step 14 and repeat.
- 17. Enable TIMER0 to start counting 200 ms.
- 18. Ensure a minimum of 200 ms has elapsed since step 17 before proceeding to execute the bootloaded code.
- 19. Jump to the entry point specified in the boot image.

Figure 4-1. Bootloader Software Architecture

4.4.1 Boot Modes

The VC5505 DSP supports the following boot modes in the following device order: NOR Flash, NAND Flash, 16-bit SPI EEPROM, and I2C EEPROM. The boot mode is determined by checking for a valid boot signature on each supported boot device. The first boot device with a valid boot signature will be used to load and execute the user code. If none of the supported boot devices have a valid boot signature, the Bootloader goes into an endless loop checking the unsupported UART and USB boot modes and the device must be reset to look for another valid boot image in the supported boot modes.

4.4.2 Boot Configuration

After reset, the on-chip Bootloader programs the system clock generator based on the input clock selected via the CLK_SEL pin. If CLK_SEL = 0, the Bootloader programs the system clock generator and sets the system clock to 12.288 MHz (multiply the 32.768-KHz RTC oscillator clock by 375). If CLK_SEL = 1, the Bootloader bypasses the system clock generator altogether and the system clock is driven by the CLKIN pin.

Note:

- When CLK_SEL =1, the CLKIN frequency is expected to be 11.2896 MHz, 12.0 MHz, or 12.288 MHz.
- The on-chip Bootloader allows for DSP registers to be configured during the boot process. However, this feature must not be used to change the output frequency of the system clock generator during the boot process. Timer0 is also used by the bootloader to allow for 200 ms of BG_CAP settling time. The bootloader register modification feature **must not** modify the Timer0 registers.

At hardware reset, all of the peripheral clocks are "off" to conserve power. After hardware reset, the DSP boots via the bootloader code in ROM. During the boot process, the bootloader queries each peripheral to determine if it can boot from that peripheral. At that time, the individual peripheral clocks will be enabled for the query and then disabled again when the bootloader is finished with the peripheral. By the time the bootloader releases control to the user code, all peripheral clocks will be "off" and all domains in the ICR, except the CPU domain, will be idled.

4.4.3 DSP Resources Used By the Bootloader

The Bootloader uses SARAM block 31 for the storing of temporary data. This block of memory is reserved during the boot process. However, after the boot process is complete, it can be used by the user application.

4.5 Configurations at Reset

Some device configurations are determined at reset. The following subsections give more details.

4.5.1 Device and Peripheral Configurations at Device Reset

[Table](#page-43-1) 4-2 summarizes the device boot and configuration pins that are required to be statically tied high, tied low, or left unconnected during device operation. For proper device operation, a device reset should be initiated after changing any of these pin functions.

CONFIGURATION PINS	SIGNAL NO.	IPU/IPD	FUNCTIONAL DESCRIPTION		
DSP LDO EN	D ₁₂		Mot supported on this device. Reserved for compatibility with future devices]. For proper device operation, this pin must be connected to ground (V_{SS}) . For future device family pin compatibility, board designs should have this pin layout with a zero- $Ω$ resistor to ANA LDOI and a zero- Ω resistor to ground. For VC5505, only the zero- $Ω$ resistor to ground should be populated.		
DSP_LDO_V	D ₁₃		Mot supported on this device. Reserved for compatibility with future devices]. For proper device operation, this pin must be connected to the same supply as the ANA_LDOI pin (B12). For future device family pin compatibility, board designs should have this pin layout with a zero- Ω resistor to ANA_LDOI and a zero- Ω resistor to ground. For VC5505, only the zero- Ω resistor to ANA LDOI should be populated.		
CLK_SEL	C7		Clock input select. $0 = 32$ -KHz on-chip oscillator drives the RTC timer and the DSP clock generator while CLKIN is ignored. $1 = CLKIN$ drives the DSP clock generator and the 32-KHz on-chip oscillator drives only the RTC timer. This pin is not allowed to change during device operation; it <i>must</i> be tied high or low at the board.		

Table 4-2. Default Functions Affected by Device Configuration Pins

For proper device operation, external pullup/pulldown resistors may be required on these device configuration pins. For discussion situations where external pullup/pulldown resistors are required, see [Section](#page-50-0) 4.8.1, Pullup/Pulldown Resistors.

This device also has RESERVED pins that need to be configured correctly for proper device operation (statically tied high, tied low, or left unconnected at all times). For more details on these pins, see [Table](#page-33-0) 3-20, Reserved and No Connects Terminal Functions.

4.6 Configurations After Reset

The following sections provide details on configuring the device after reset. Multiplexed pin functions are selected by software after reset. For more details on multiplexed pin function control, see [Section](#page-47-0) 4.7, Multiplexed Pin Configurations.

4.6.1 External Bus Selection Register (EBSR)

The External Bus Selection Register (EBSR) determines the mapping of the LCD controller, I2S2, I2S3, UART, SPI, and GPIO signals to 21 signals of the external parallel port pins. It also determines the mapping of the I2S or MMC/SD ports to serial port 1 pins and serial port 2 pins. The EBSR register is located at port address 0x1C00. Once the bit fields of this register are changed, the routing of the signals takes place on the next CPU clock cycle.

Additionally, the EBSR controls the function of the upper bits of the EMIF address bus. Pins EM_A[20:15] can be individually configured as GPIO pins through the Axx MODE bits. When Axx MODE = 1, the EM_A[xx] pin functions as a GPIO pin. When Axx _MODE = 0, the EM_A[xx] pin retains its EMIF functionality.

Before modifying the values of the external bus selection register, you must clock gate all affected peripherals through the Peripheral Clock Gating Control Register . After the external bus selection register has been modified, you must reset the peripherals before using them through the Peripheral Software Reset Counter Register.

After the boot process is complete, the external bus selection register must be modified only once, during device configuration. Continuously switching the EBSR configuration is not supported.

LEGEND: R/W = Read/Write; $R =$ Read only; $-n =$ value after reset

Figure 4-2. External Bus Selection Register (EBSR) [1C00h]

Table 4-3. EBSR Register Bit Descriptions

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Table 4-3. EBSR Register Bit Descriptions (continued)

4.6.2 EMIF and USB System Control Registers (ESCR and USBSCR) [1C33h and 1C32h]

After reset, by default, the CPU performs 16-bit accesses to the EMIF and USB registers and data space. To perform 8-bit accesses to the EMIF data space, the user must set the BYTEMODE bits to 01b for the "high byte" or 10b for the "low byte" in the EMIF System Control Register (ESCR). Similarly, the BYTEMODE bits in the USB System Control Register (USBSCR) must also be configured for byte access.

4.6.3 Peripheral Clock Gating Control Registers (PCGCR1 and PCGCR2) [1C02h and 1C03h]

After hardware reset, all of the peripheral clocks are "off" to conserve power. Then, the DSP executes the on-chip bootloader from ROM. As the bootloader executes, it selectively enables the clock of the peripheral being queried for a valid boot. If a valid boot source is not found, the bootloader disables the clock to that peripheral and moves on to the next peripheral in the boot order. After the boot process is complete, the peripheral clocks will be off and all domains in the ICR, except the CPU domain, will be idled (this includes the MPORT and HWA). The user must enable the clocks to the peripherals and CPU ports that are going to be used. The peripheral clock gating control registers (PCGCR1 and PCGCR2) are used to enable and disable the peripheral clocks.

4.6.4 Pull-up/Pull-down Inhibit Registers (PDINHIBR1/2/3) [1C17h, 1C18h, and 1C19h, respectively]

Each internal pullup and pulldown (IPU/IPD) resistor on the VC5505 DSP, except for the IPD on TRST, can be individually controlled through the IPU/IPD registers (PDINHIBR1 [1C17h] , PDINHIBR2 [1C18h], and PDINHIBR3 [1C19h]). To minimize power consumption, internal pullup or pulldown resistors should be disabled in the presence of an external pullup or pulldown resistor or external driver. [Section](#page-50-0) 4.8.1, Pullup/Pulldown Resistors, describes other situations in which an pullup and pulldown resistors are required.

4.6.5 Output Slew Rate Control Register (OSRCR) [1C16h]

To provide the lowest power consumption setting, the DSP has configurable slew rate control on the EMIF and CLKOUT output pins. The output slew rate control register (OSRCR) is used to set a subset of the device I/O pins to either fast or slow slew rate. The slew rate feature is implemented by staging/delaying turn-on times of the parallel p-channel drive transistors and parallel n-channel drive transistors of the output buffer. In the slow slew rate configuration, the delay is longer, but ultimately the same number of parallel transistors are used to drive the output high or low. Thus, the drive strength is ultimately the same strength. The slower slew rate control can be used for power savings and has the greatest effect at lower VDD_IO voltages.

4.7 Multiplexed Pin Configurations

The VC5505 DSP uses pin multiplexing to accommodate a larger number of peripheral functions in the smallest possible package, providing the ultimate flexibility for end applications. The external bus selection register (EBSR) controls all the pin multiplexing functions on the device.

4.7.1 Pin Multiplexing Details

This section discusses how to program the external bus selection register (EBSR) to select the desired peripheral functions and pin muxing. See the individual pin mux sections for pin muxing details for a specific muxed pin. After changing any of the pin mux control registers, it will be necessary to reset the peripherals that are affected.

4.7.1.1 LCD Controller, SPI, UART, I2S2, I2S3, and GP[31:27, 20:18] Pin Multiplexing [EBSR.PPMODE Bits]

The LCD Controller, SPI, UART, I2S2, I2S3, and GPIO signal muxing is determined by the value of the PPMODE bit fields in the External Bus Selection Register (EBSR) register. For more details on the actual pin functions, see [Table](#page-48-0) 4-4 .

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Table 4-4. LCD Controller, SPI, UART, I2S2, I2S3, and GP[31:27, 20:18] Pin Multiplexing

(1) The pin mux signals names with PDINHIBR3 register bit field references can have the pulldown resister enabled or disabled via this register.

4.7.1.2 MMC1, I2S1, and GP[11:6] Pin Multiplexing [EBSR.SP1MODE Bits]

The MMC1, I2S1, and GPIO signal muxing is determined by the value of the SP1MODE bit fields in the External Bus Selection Register (EBSR) register. For more details on the actual pin functions, see [Table](#page-49-1) 4-5.

Table 4-5. MMC1, I2S1, and GP[11:6] Pin Multiplexing

(1) The pin mux signals names with PDINHIBR1 register bit field references can have the pulldown register enabled or disabled via this register.

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

4.7.1.3 MMC0, I2S0, and GP[5:0] Pin Multiplexing [EBSR.SP0MODE Bits]

The MMC0, I2S0, and GPIO signal muxing is determined by the value of the SP0MODE bit fields in the External Bus Selection Register (EBSR) register. For more details on the actual pin functions, see [Table](#page-50-2) 4-6.

Table 4-6. MMC0, I2S0, and GP[5:0] Pin Multiplexing

(1) The pin mux signals names with PDINHIBR1 register bit field references can have the pulldown register enabled or disabled via this register.

4.7.1.4 EMIF EM_A[20:15] and GP[26:21] Pin Multiplexing [EBSR.Axx_MODE bits]

The EMIF Address and GPIO signal muxing is determined by the value of the A20_MODE, A19_MODE, A18 MODE, A17 MODE, A16 MODE, and A15 MODE bit fields in the External Bus Selection Register (EBSR) register. For more details on the actual pin functions, see [Table](#page-50-3) 4-7.

4.8 Debugging Considerations

4.8.1 Pullup/Pulldown Resistors

Proper board design should ensure that input pins to the VC5505 DSP always be at a valid logic level and not floating. This may be achieved via pullup/pulldown resistors. The DSP features internal pullup (IPU) and internal pulldown (IPD) resistors on many (all GPIO) pins to eliminate the need, unless otherwise noted, for external pullup/pulldown resistors.

An external pullup/pulldown resistor needs to be used in the following situations:

- Configuration Pins: An external pullup/pulldown resistor is recommended to set the desired value/state (see the configuration pins listed in [Table](#page-43-1) 4-2, Default Functions Affected by Device Configuration Pins). Note that some configuration pins must connected directly to ground or to a specific supply voltage.
- Other Input Pins: If the IPU/IPD does not match the desired value/state, use an external pullup/pulldown resistor to pull the signal to the opposite rail.

Copyright © 2009–2010, Texas Instruments Incorporated **Device Configuration** 51

For the configuration pins (listed in [Table](#page-43-1) 4-2, Default Functions Affected by Device Configuration Pins), if they are both routed out and 3-stated (not driven), it is strongly recommended that an external pullup/pulldown resistor be implemented. In addition, applying external pullup/pulldown resistors on the configuration pins adds convenience to the user in debugging and flexibility in switching operating modes.

When an external pullup or pulldown resistor is used on a pin, the pin's internal pullup or pulldown resistor should be disabled through the Pull-up/Pull-down Inhibit Registers (PDINHIBR1/2/3) [1C17h, 1C18h, and 1C19h, respectively] to minimize power consumption.

Tips for choosing an external pullup/pulldown resistor:

- Consider the total amount of current that may pass through the pullup or pulldown resistor. Make sure to include the leakage currents of all the devices connected to the net, as well as any internal pullup or pulldown (IPU/IPD) resistors.
- Decide a target value for the net. For a pulldown resistor, this should be below the lowest VIL level of all inputs connected to the net. For a pullup resistor, this should be above the highest VIH level of all inputs on the net. A reasonable choice would be to target the VOL or VOH levels for the logic family of the limiting device; which, by definition, have margin to the VIL and VIH levels.
- Select a pullup/pulldown resistor with the largest possible value; but, which can still ensure that the net will reach the target pulled value when maximum current from all devices on the net is flowing through the resistor. The current to be considered includes leakage current plus, any other internal and external pullup/pulldown resistors on the net.
- For bidirectional nets, there is an additional consideration which sets a lower limit on the resistance value of the external resistor. Verify that the resistance is small enough that the weakest output buffer can drive the net to the opposite logic level (including margin).
- Remember to include tolerances when selecting the resistor value.
- For pullup resistors, also remember to include tolerances on the DV_{DD} rail.

For most systems, a 1-kΩ resistor can be used to oppose the IPU/IPD while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.

For most systems, a 20-kΩ resistor can be used to compliment the IPU/IPD on the configuration pins while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.

For more detailed information on input current (I_I), and the low-/high-level input voltages (V_{IL} and V_{IH}) for the VC5505 DSP, see [Section](#page-54-0) 5.3, Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature.

For the internal pullup/pulldown resistors for all device pins, see the peripheral/system-specific terminal functions table in this document.

4.8.2 CLKOUT Pin

For debug purposes, the DSP includes a CLKOUT pin which can be used to tap different clocks within the clock generator. The SRC bits of the CLKOUT Control Source Register (CCSSR) can be used to specify the source for the CLKOUT pin.

Note: the bootloader disables the CLKOUT pin via CLKOFF bit in the ST3_55 CPU register.

For more information on the ST3 55 CPU register, see the TMS320C55x 3.0 CPU Reference Guide (literature number: [SWPU073\)](http://www.ti.com/lit/pdf/SWPU073).

5 Device Operating Conditions

5.1 Absolute Maximum Ratings Over Operating Case Temperature Range (Unless Otherwise Noted)(1)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to V_{SS} .

(3) For devices running with CV_{DD} = 1.3 V @ 100 MHz for commercial temperature, the Device Operating Life Power-On Hours are 70, 000 POH of the total POH .

For devices running with CV_{DD} = 1.3 V @ 100 MHz for industrial temperature, the Device Operating Life Power-On Hours are 17, 000 POH of the total POH.

EXAS INSTRUMENTS

5.2 Recommended Operating Conditions

(1) DV_{DD} refers to the pin I/O supply voltage. To determine the I/O supply voltage for each pin, see [Section](#page-13-0) 3.5, Terminal Functions.

(2) The I2C pin SDA and SCL do not feature fail-safe I/O buffers. These pin could polentially draw current when the device is powered down. Dues to the fact that different voltage devices can be connected to I2C bus, the level of logic 0 (low) and logic 1 (high) are not fixed and depends on the associated DV_{DD} .

(3) The GNDON bit in the SARPINCTRL register should be set to "1" before SAR channels 0, 1, or 2 are enabled via the CHSEL bit in the SARCTRL register, when V_{IN} greater than V_{DDA_ANA} .

5.3 Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted)

(1) For test conditions shown as MIN, MAX, or TYP, use the appropriate value specified in the recommended operating conditions table.

- (2) The USB I/Os adhere to the Universal Bus Specification Revision 2.0 (USB2.0 spec).
(3) V_{DD} is the voltage to which the I2C bus pullup resistors are connected.
- (3) V_{DD} is the voltage to which the I2C bus pullup resistors are connected.
(4) Applies to all input pins except WAKEUP, I2C pins, GPAIN[3:0], RTC_

Applies to all input pins except WAKEUP, I2C pins, GPAIN[3:0], RTC_XI, and USB_MXI.

(5) I_{SD} is the amount of current the LDO is ensured to deliver before shutting down to protect itself.
(6) I_1 applies to input-only pins and bi-directional pins. For input-only pins, I_1 indicates the input leak (6) I_I applies to input-only pins and bi-directional pins. For input-only pins, I_I indicates the input leakage current. For bi-directional pins, I_I indicates the input leakage current and off-state (Hi-Z) output leakage current.

(7) Applies only to pins with an internal pullup (IPU) or pulldown (IPD) resistor.

(8) When the ANA_LDO supplies V_{DDA_ANA} , it is not recommended to use the GPAIN[3:1] signals for general-purpose outputs (driving high). The I_{SD} parameter of the ANA_LDO is too low to drive any realistic load on the GPAIN[3:1] pins while also supplying the PLL through V_{DDA} _{PLL} and the SAR through V_{DDA} _{ANA}.

Copyright © 2009–2010, Texas Instruments Incorporated Conditions 55

EXAS

Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted) (continued)

(9) I_{OZ} applies to output-only pins, indicating off-state (Hi-Z) output leakage current.

6 Peripheral Information and Electrical Specifications

6.1 Parameter Information

NOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account.Atransmission line with a delay of 2 ns can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns) from the data sheet timings.

Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.

Figure 6-1. 3.3-V Test Load Circuit for AC Timing Measurements

The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

6.1.1 1.8-V, 2.5-V, 2.8-V, and 3.3-V Signal Transition Levels

All rise and fall transition timing parameters are referenced to V_{II} MAX and V_{IH} MIN for input clocks, V_{OL} MAX and V_{OH} MIN for output clocks.

Figure 6-2. Rise and Fall Transition Time Voltage Reference Levels

6.1.2 3.3-V Signal Transition Rates

All timings are tested with an input edge rate of 4 volts per nanosecond (4 V/ns).

6.1.3 Timing Parameters and Board Routing Analysis

The timing parameter values specified in this data manual do *not* include delays by board routings. As a good board design practice, such delays must always be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to attain accurate timing analysis for a given system, see the Using IBIS Models for Timing Analysis application report (literature number [SPRA839](http://www.ti.com/lit/pdf/SPRA839)). If needed, external logic hardware such as buffers may be used to compensate any timing differences.

6.2 Recommended Clock and Control Signal Transition Behavior

All clocks and control signals **must** transition between V_{H} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

6.3 Power Supplies

The VC5505 includes four core voltag-level supplies (CV_{DD}, CV_{DDRTC}, USB_V_{DD1P3}, USB_V_{DDA1P3}), and several I/O supplies (DV_{DDIO}, DV_{DDEMIF}, DV_{DDRTC}, USB_V_{DDOSC}, and USB_V_{DDA3P3}), as well as several analog supplies (ANA_LDOI, $V_{DDA-PLL}$, $V_{DDA-ANA}$, and USB_ V_{DDPLL}). To ensure proper device operation, a specific power-up sequence must be followed. Some TI power-supply devices include features that facilitate power sequencing—for example, Auto-Track and Slow-Start/Enable features. For more information regarding TI's power management products and suggested devices to power TI DSPs, visit www.ti.com/processorpower.

6.3.1 Power-Supply Sequencing

The VC5505 includes four core voltage-level supplies (CV_{DD}, CV_{DDRTC}, USB_V_{DD1P3}, USB_V_{DDA1P3}), and several I/O supplies including—DV_{DDIO}, DV_{DDEMIF}, DV_{DDRTC}, USB_V_{DDOSC}, and USB_V_{DDA3P3}

For proper device operation, the general power-up sequence requirements can be summarized as ANA_LDOI and all core-level supplies must come up first, followed by the I/O level supplies. Specifically, the power-up sequence requirement is:

1. Apply power to the ANA_LDOI, CV_{DDRTC} , CV_{DD} , USB_V_{DD1P3} , USB_V_{DDA1P3} , V_{DDA} ana, and V_{DDA} $_{PIL}$.

Note: the Analog LDO output (ANA_LDOO) can be used to power the V_{DDA ANA}, and V_{DDA PLL} supplies.

2. Apply power to I/Os: DV_{DDIO}, DV_{DDEMIF}, DV_{DDRTC}, USB_V_{DDOSC}, USB_V_{DDA3P3}, and USB_V_{DDPLL}.

Core supplies must be powered before I/O supplies. If the I/O supplies are powered before the core supply, the core signals controlling bi-directional I/Os are in an "undetermined state" and can set some of the bi-directional I/Os to drive against an external device, causing bus contention. Therefore, the I/O Supplies (DV_{DDIO}, DV_{DDEMIF}, DV_{DDRTC}, USB_V_{DDOSC}, USB_V_{DDA3P3}, and USB_V_{DDPLL}) should not ramp above 1.65 V before core supplies (CV_{DDRTC}, CV_{DD}, USB_V_{DD1P3}, USB_V_{DDA1P3}) reach 0.9 V.

If the USB subsystem is not used, the USB Core (USB_ V_{DD1P3} , USB_ V_{DDA1P3}) and USB PHY and I/O level supplies (USB_V_{DDOSC}, USB_V_{DDA3P3}, and USB_V_{DDPLL}) can be powered on and off anytime after this sequence. When powering on these supplies, the USB PHY, USB oscillator, and USB PLL (USB_V_{DDOSC}, USB_V_{DDA3P3}, and USB_V_{DDPLL}) should not ramp above 1.65 V before the USB Core (USB_V_{DD1P3}, USB_{_V_{DDA1P3}) reaches 0.9 V. When powering off these supplies, the USB Core (USB_{_V_{DD1P3},}} USB_V_{DDA1P3}) should not drop below 0.9 V before the USB PHY, USB oscillator, and USB PLL (USB_V_{DDOSC}, USB_V_{DDA3P3}, and USB_V_{DDPLL}) drop below 1.65 V.

6.3.2 Power-Supply Design Considerations

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the VC5505 device, the PC board should include separate power planes for core, I/O, $V_{\text{DDA-ANA}}$ and $V_{\text{DDA-PIL}}$ (which can share the same PCB power plane), and ground; all bypassed with high-quality low-ESL/ESR capacitors.

6.3.3 Power-Supply Decoupling

In order to properly decouple the supply planes from system noise, place capacitors (caps) as close as possible to the VC5505 . These caps need to be no more than 1.25 cm maximum distance from the VC5505 power pins to be effective. Physically smaller caps, such as 0402, are better but need to be evaluated from a yield/manufacturing point-of-view. Parasitic inductance limits the effectiveness of the decoupling capacitors, therefore physically smaller capacitors should be used while maintaining the largest available capacitance value.

Larger caps for each supply can be placed further away for bulk decoupling. Large bulk caps (on the order of 10 μ F) should be furthest away, but still as close as possible. Large caps for each supply should be placed outside of the BGA footprint.

As with the selection of any component, verification of capacitor availability over the product's production lifetime should be considered.

On the VC5505 the recommended decoupling capacitance for the DSP core supplies should be 1 μ F in parallel with 0.01 - μ F capacitor per supply pin.

6.3.4 LDO Input Decoupling

The LDO inputs should follow the same decoupling guidelines as other power-supply pins above.

6.3.5 LDO Output Decoupling

The LDO circuits implement a voltage feedback control system which has been designed to optimize gain and stability tradeoffs. As such, there are design assumptions for the amount of capacitance on the LDO outputs. For proper device operation, the following external decoupling capacitors should be used:

- ANA LDOO- 1μ F
- DSP $LDOO 1\mu F$
- USB_LDOO none required

6.4 External Clock Input From RTC_XI, CLKIN, and USB_MXI Pins

The VC5505 DSP includes two options to provide an external clock input to the system clock generator:

- Use the on-chip real-time clock (RTC) oscillator with an external 32.768-kHz crystal connected to the RTC XI and RTC XO pins.
- Use an external 11.2896-, 12.0-, or 12.288-MHz LVCMOS clock input fed into the CLKIN pin that operates at the same voltage as the DV_{DDIO} supply (1.8-, 2.5-, 2.8-, or 3.3-V).

The CLK_SEL pin determines which input is used as the clock source for the system clock generator, For more details, see [Section](#page-43-2) 4.5.1, Device and Peripheral Configurations at Device Reset. The crystal for the RTC oscillator is not required if CLKIN is used as the system reference clock; however, the RTC must still be powered. The RTC registers starting at I/O address 1900h will not be accessible without an RTC clock. This includes the RTC Power Management Register which provides control to the on-chip LDOs and WAKEUP and RTC_CLKOUT pins. [Section](#page-58-1) 6.4.1, Real-Time Clock (RTC) On-Chip Oscillator With External Crystal provides more details on using the RTC on-chip oscillator with an external crystal. [Section](#page-59-0) 6.4.2, CLKIN Pin With LVCMOS-Compatible Clock Input provides details on using an external LVCMOS-compatible clock input fed into the CLKIN pin.

Additionally, the USB requires a reference clock generated using a dedicated on-chip oscillator with a 12-MHz external crystal connected to the USB_MXI and USB_MXO pins. The USB reference clock is not required if the USB peripheral is not being used. [Section](#page-60-0) 6.4.3, USB On-Chip Oscillator With External Crystal provides details on using the USB on-chip oscillator with an external crystal.

6.4.1 Real-Time Clock (RTC) On-Chip Oscillator With External Crystal

The on-chip oscillator requires an external 32.768-kHz crystal connected across the RTC_XI and RTC_XO pins, along with two load capacitors, as shown in [Figure](#page-59-1) 6-3. The external crystal load capacitors must be connected only to the RTC oscillator ground pin (V_{SSRTC}). **Do not** connect to board ground (V_{SS}). Position the V_{SS} lead on the board between RTC_XI and RTC_XO as a shield to reduce direct capacitance between RTC_XI and RTC_XO leads on the board. The CV_{DDRTC} pin can be connected to the same power supply as CV_{DD} , or may be connected to a different supply that meets the recommended operating conditions (see [Section](#page-53-0) 5.2), if desired.

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Figure 6-3. 32.768-kHz RTC Oscillator

The crystal should be in fundamental-mode function, and parallel resonant, with a maximum effective series resistance (ESR) specified in [Table](#page-59-2) 6-1. The load capacitors, C1 and C2, are the total capacitance of the circuit board and components, excluding the IC and crystal. The load capacitors values are usually approximately twice the value of the crystal's load capacitance, CL, which is specified in the crystal manufacturer's datasheet and should be chosen such that the equation is satisfied. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator pins (RTC_XI and RTC_XO) and to the V_{SSRTC} pin.

$$
\boldsymbol{c_L}=\frac{\boldsymbol{c_1}\boldsymbol{c_2}}{\left(\boldsymbol{c_1}+\boldsymbol{c_2}\right)}
$$

PARAMETER		NOM	MAX	UNIT
Start-up time (from power up until oscillating at stable frequency of 32.768 -kHz) ⁽¹⁾	0.2			sec
Oscillation frequency		32.768		kHz
ESR			100	kΩ
Maximum shunt capacitance			1.6	рF
Maximum crystal drive			1.0	цW

Table 6-1. Input Requirements for Crystal on the 32.768-kHz RTC Oscillator

(1) The startup time is highly dependent on the ESR and the capacitive load of the crystal.

6.4.2 CLKIN Pin With LVCMOS-Compatible Clock Input (Optional)

Note: If CLKIN is not used, the pin **must** be tied low.

A LVCMOS-compatible clock input of a frequency less than 24 MHz can be fed into the CLKIN pin for use by the DSP system clock generator. The external connections are shown in [Figure](#page-60-1) 6-4 and [Figure](#page-60-2) 6-5. The bootloader assumes that the CLKIN pin is connected to the LVCMOS-compatible clock source with a frequency of 11.2896-, 12.0-, or 12.288-MHz. These frequencies were selected to support boot mode peripheral speeds of 500 KHz for SPI, 400 KHz for I2C, and 57600 baud for UART (UART is currently not supported on this device). These clock frequencies are achieved by dividing the CLKIN value by 25 for SPI, by 32 for I2C, and by 208 for UART. If a faster external clock is input, then these boot modes will run at faster clock speeds. If the system design utilizes faster peripherals or these boot modes are not used, CLKIN values higher than 12.288 MHz can be used. **Note:** the CLKIN pin operates at the same voltage as the DV_{DDIO} supply (1.8-, 2.5-, 2.8-, or 3.3-V).

In this configuration the RTC oscillator can be optionally disabled by connecting RTC_XI to CV_{DDRTC} and RTC_XO to ground (V_{SS}). However, when the RTC oscillator is disabled the RTC registers starting at I/O address 1900h will not be accessible. This includes the RTC Power Management Register which provides control to the on-chip LDOs and WAKEUP and RTC_CLKOUT pins. **Note:** the RTC must still be powered even if the RTC oscillator is disabled.

For more details on the RTC on-chip oscillator, see [Section](#page-58-1) 6.4.1, Real-Time Clock (RTC) On-Chip Oscillator With External Crystal.

Figure 6-4. LVCMOS-Compatible Clock Input With RTC Oscillator Enabled

Figure 6-5. LVCMOS-Compatible Clock Input With RTC Oscillator Disabled

6.4.3 USB On-Chip Oscillator With External Crystal (Optional)

When using the USB, the USB on-chip oscillator requires an external 12-MHz crystal connected across the USB_MXI and USB_MXO pins, along with two load capacitors, as shown in [Figure](#page-61-0) 6-6. The external crystal load capacitors must be connected only to the USB oscillator ground pin (USB_V_{SSOSC}). **Do not** connect to board ground (VSS). The USB_V_{DDOSC} pin can be connected to the same power supply as USB_V_{DDA3P3}.

The USB on-chip oscillator can be permanently disabled, via tie-offs, if the USB peripheral is not being used. To permanently disable the USB oscillator, connect the USB_MXI pin to ground (V_{SS}) and leave the USB_MXO pin unconnected. The USB oscillator power pins (USB_V_{DDOSC} and USB_V_{SSOSC}) should also be connected to ground.

[TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Figure 6-6. 12-MHz USB Oscillator

The crystal should be in fundamental-mode operation, and parallel resonant, with a maximum effective series resistance (ESR) specified in [Table](#page-62-1) 6-2. The load capacitors, C1 and C2 are the total capacitance of the circuit board and components, excluding the IC and crystal. The load capacitor value is usually approximately twice the value of the crystal's load capacitance, CL, which is specified in the crystal manufacturer's datasheet and should be chosen such that the equation below is satisfied. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator pins (USB_MXI and USB_MXO) and to the USB_V_{SSOSC} pin.

$$
c_L=\frac{c_1c_2}{\left(c_1+c_2\right)}
$$

Table 6-2. Input Requirements for Crystal on the 12-MHz USB Oscillator

(1) The startup time is highly dependent on the ESR and the capacitive load of the crystal.

(2) If the USB is used, a 12-MHz, ±100-ppm crystal is recommended.

6.5 Clock PLLs

The VC5505 DSP uses a software-programmable PLL to generate frequencies required by the CPU, DMA, and peripherals. The reference clock for the PLL is taken from either the CLKIN pin or the RTC on-chip oscillator (as specified through the CLK_SEL pin).

6.5.1 PLL Device-Specific Information

There is a minimum and maximum operating frequency for CLKIN, PLLOUT, and the system clock (SYSCLK). The system clock generator must be configured not to exceed any of these constraints documented in this section (certain combinations of external clock inputs, internal dividers, and PLL multiply ratios might not be supported).

Table 6-3. PLLC1 Clock Frequency Ranges

(1) These CLKIN values are used when the CLK_SEL pin = 1.

The PLL has a lock time requirements that must be followed. The PLL lock time is the amount of time needed for the PLL to complete its phase-locking sequence.

6.5.2 Clock PLL Considerations With External Clock Sources

If the CLKIN pin is used to provide the reference clock to the PLL, to minimize the clock jitter a single clean power supply should power both the VC5505 device and the external clock oscillator circuit. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see [Section](#page-63-0) 6.5.3, Clock PLL Electrical Data/Timing (Input and Output Clocks).

Rise/fall times, duty cycles (high/low pulse durations), and the load capacitance of the external clock source must meet the device requirements in this data manual (see [Section](#page-54-0) 5.3, Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature, and [Section](#page-63-0) 6.5.3, Clock PLL Electrical Data/Timing (Input and Output Clocks).

6.5.3 Clock PLL Electrical Data/Timing (Input and Output Clocks)

Table 6-4. Timing Requirements for CLKIN(1) (2) (see [Figure](#page-63-1) 6-7)

(1) The CLKIN frequency and PLL multiply factor should be chosen such that the resulting clock frequency is within the specific range for CPU operating frequency.

(2) The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

Figure 6-7. CLKIN Timing

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Table 6-5. Switching Characteristics Over Recommended Operating Conditions for CLKOUT(1) (2) (see [Figure](#page-64-0) 6-8)

(1) The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.
(2) $P = 1/SYSCLK$ clock frequency in nanoseconds (ns). For example, when SYSCLK frequency (2) P = 1/SYSCLK clock frequency in nanoseconds (ns). For example, when SYSCLK frequency is 100 MHz, use P = 10 ns.

(3) Transition time is measured with the slew rate set to FAST and DV_{DDIO} = 1.65 V. (For more detailed information, see the [Section](#page-46-0) 4.6.5, Output Slew Rate Control Register (OSRCR) [1C16h].).

Figure 6-8. CLKOUT Timing

6.6 Direct Memory Access (DMA) Controller

The DMA controller is used to move data among internal memory, external memory, and peripherals without intervention from the CPU and in the background of CPU operation.

The DSP includes a total of four DMA controllers. Aside from the DSP resources they can access, all four DMA controllers are identical.

The DMA controller has the following features:

- Operation that is independent of the CPU.
- Four channels, which allow the DMA controller to keep track of the context of four independent block transfers.
- Event synchronization. DMA transfers in each channel can be made dependent on the occurrence of selected events.
- An interrupt for each channel. Each channel can send an interrupt to the CPU on completion of the programmed transfer.
- A dedicated clock idle domain. The four device DMA controllers can be put into a low-power state by independently turning off their input clocks.

6.6.1 DMA Channel Synchronization Events

The DMA controllers allow activity in their channels to be synchronized to selected events. The DSP supports 20 separate synchronization events and each channel can be tied to separate sync events independent of the other channels. Synchronization events are selected by programming the CHnEVT field in the DMAn channel event source registers (DMAnCESR1 and DMAnCESR2).

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.7 Reset

Supports only one type of reset, device reset.

The VC5505 has two main types of reset: hardware reset and software reset.

Hardware reset is responsible for initializing all key states of the device. It occurs whenever the RESET pin is asserted or when the internal power-on-reset (POR) circuit deasserts an internal signal called POWERGOOD. VC5505 device's internal POR is a voltage comparator that monitors the DSP_LDOO pin voltage and generates the internal POWERGOOD signal. POWERGOOD is asserted when the DSP_LDOO voltage is above a minimum threshold voltage provided by the bandgap. On VC5505, the voltage comparator circuit is present and active in the POR circuit even though the DSP_LDO is not currently supported. The RESET pin and the POWERGOOD signal are internally combined with a logical AND gate to produce an (active low) hardware reset (see [Figure](#page-68-0) 6-9, Power-On Reset Timing Requirements and [Figure](#page-69-0) 6-10, Reset Timing Requirements).

There are two types of software reset: the CPU's software reset instruction and the software control of the peripheral reset signals. For more information on the CPU's software reset instruction, see the TMS320C55x CPU 3.0 CPU Reference Guide (literature number: [SWPU073\)](http://www.ti.com/lit/pdf/SWPU073). In all VC5505 documentation, all references to "reset" refer to hardware reset. Any references to software reset will explicitly state software reset.

The VC5505 RTC has one additional type of reset, a power-on-reset (POR) for the registers in the RTC core. This POR monitors the voltage of CV_{DD-RTC} and resets the RTC registers when power is first applied to the RTC core.

6.7.1 Power-On Reset (POR) Circuits

The VC5505 device includes two power-on reset (POR) circuits, one for the RTC (RTC POR) and another for the rest of the chip (MAIN POR).

6.7.1.1 RTC Power-On Reset (POR)

The RTC POR ensures that the flip-flops in the $CV_{DD RTC}$ power domain have an initial state upon powerup. In particular, the RTCNOPWR register is reset by this POR and is used to indicate that the RTC time registers need to be initialized with the current time and date when power is first applied.

6.7.1.2 Main Power-On Reset (POR)

The VC5505 device includes an analog power-on reset (POR) circuit that keeps the DSP in reset until specific voltages have reached predetermined levels. The output of the POR circuit, POWERGOOD, is held low until the following conditions are satisfied:

- ANA LDOI is powered and the bandgap is active for at least approximately 8 ms
- VDD_ANA is powered for at least approximately 4 ms
- DSP_LDOO is powered and above a threshold of approximately 900 mV (see **Note:**)

Once these conditions are met, the internal POWERGOOD signal is set high. The POWERGOOD signal is internally combined with the RESET pin signal, via an AND-gate, to produce the DSP subsystem's global reset. This global reset is the hardware reset for the whole chip, except the RTC. When the global reset is deasserted (high), the boot sequence starts. For more detailed information on the boot sequence, see [Section](#page-40-0) 4.4, Boot Sequence.

Note: The DSP_{LDO} is not supported on VC5505 device, but it's output voltage is still monitored by the MAIN POR and must reach, and remain, higher than the POR's threshold for the POWERGOOD signal to be high. The DSP_LDOO pin must be left floating and be properly bypassed as specified in the DSP_LDOO entry in [Table](#page-32-0) 3-19, Regulators and Power Management Terminal Functions. By leaving this pin floating, the VC5505 's internal circuits provide the necessary voltage above the POR's threshold for POWERGOOD.

6.7.1.3 Reset Pin (RESET)

The VC5505 can receive an external reset signal on the RESET pin. As specified above in [Section](#page-66-1) 6.7.1.2, Main Power-On Reset, the RESET pin is combined with the internal POWERGOOD signal, that is generated by the MAIN POR, via an AND-gate. The output of the AND gate provides the hardware reset to the chip. The RESET pin may be tied high and the MAIN POR will provide the hardware reset, or the RESET pin may be externally generated.

Once the internal hardware reset, from the MAIN POR and the RESET pin, goes high, the DSP clock generator is enabled and the DSP starts the boot sequence. For more information on the boot sequence, see [Section](#page-40-0) 4.4, Boot Sequence.

6.7.2 Pin Behaviors at Reset

During normal operation, pins are controlled by the respective peripheral selected in the External Bus Selection Register (EBSR) register. During power-on reset and reset, the behavior of the output pins changes and is categorized as follows:

- **High Group:** EM_CS4, EM_CS5, EM_CS2, EM_CS3, EM_DQM0, EM_DQM1, EM_OE, EM_WE, LCD_RS/SPI_CS3, RSV15, RSV14, XF
- **Low Group:** LCD_EN_RDB/SPI_CLK, EM_R/W, MMC0_CLK/I2S0_CLK/GP[0], MMC1_CLK/I2S1_CLK/GP[6], RSV12
- **Z Group:** EM_D[15:0], EMU[1:0], SCL, SDA, LCD_D[0]/SPI_RX, LCD_D[1]/SPI_TX, LCD_D[10]/I2S2_RX/GP[20]/SPI_RX, LCD_D[11]/I2S2_DX/GP[27]/SPI_TX, LCD_D[12]/I2S2_RTS/GP[28]/I2S3_CLK, LCD_D[13]/I2S2_CTS/GP[29]/I2S3_RS, LCD_D[14]/I2S2_RXD/GP[30]/I2S3_RX, LCD_D[15]/I2S2_TXD/GP[31]/I2S3_DX, LCD_D[2]/GP[12], LCD_D[3]/GP[13], LCD_D[4]/GP[14], LCD_D[5]/GP[15], LCD_D[6]/GP[16], LCD_D[7]/GP[17], LCD_D[8]/I2S2_CLK/GP[18]/SPI_CLK,LCD_D[9]/I2S2_FS/GP[19]/SPI_CS0, RTC_CLKOUT, MMC0_CMD/I2S0_FS/GP[1], MMC0_D0/I2S0_DX/GP[2], MMC0_D1/I2S0_RX/GP[3], MMC0_D2/GP[4], MMC0_D3/GP[5], MMC1_CMD/I2S1_FS/GP[7], MMC1_D0/I2S1_DX/GP[8], MMC1_D1/I2S1_RX/GP[9], MMC1_D2/GP[10], MMC1_D3/GP[11], TDO, WAKEUP
- **CLKOUT Group:** CLKOUT, LCD_CS1_E1/SPI_CS1
- **SYNCH 0→1 Group:** LCD_CS0_E0/SPI_CS0, LCD_RW_WRB/SPI_CS2, RSV13
- **SYNCH 1→0 Group:** RSV10, RSV11
- **SYNCH X→1 Group:** EM_BA[1:0] •
- **SYNCH X→0 Group:** EM_A[20:0] •

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.7.3 Reset Electrical Data/Timing

NO.			$CV_{DD} = 1.05 V$		$CV_{DD} = 1.3 V$	
		MIN	MAX	MIN	MAX	UNIT
	Pulse duration, RESET low I _W (RSTL,	3P		3P		ns

^{(1) (1)}P = $1/SYSCLK$ clock frequency in ns. For example, if SYSCLK = 12 MHz, use P = 83.3 ns. In IDLE3 mode the system clock generator is bypassed and the SYSCLK frequency is equal to either CLKIN or the RTC clock frequency depending on CLK_SEL.

Figure 6-9. Power-On Reset Timing Requirements

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Figure 6-10. Reset Timing Requirements

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.8 Wake-up Events, Interrupts, and XF

The VC5505 device has a number of interrupts to service the needs of its peripherals. The interrupts can be selectively enabled or disabled.

6.8.1 Interrupts Electrical Data/Timing

Table 6-7. Timing Requirements for Interrupts(1) (see [Figure](#page-70-0) 6-11)

(1) $P = 1/SYSCLK$ clock frequency in ns. For example, when running parts at 100 MHz, use $P = 10$ ns.

Figure 6-11. External Interrupt Timings

6.8.2 Wake-Up From IDLE Electrical Data/Timing

Table 6-8. Timing Requirements for Wake-Up From IDLE (see [Figure](#page-71-0) 6-12)

Table 6-9. Switching Characteristics Over Recommended Operating Conditions For Wake-Up From IDLE(1) (2) (3) (see [Figure](#page-71-0) 6-12)

(1) $P = 1/SYSCLK$ clock frequency in ns. For example, when running parts at 100 MHz, $P = 10$ ns.

(2) $C = 1/RTCCLK = 30.5 \mu s$. RTCCLK is the clock output of the 32.768-kHz RTC oscillator.

(3) Assumes the internal LDOs are used with a 0.1uF bandgap capacitor.

EXAS NSTRUMENTS

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

CLKOUT

- A. INT[1:0] can only be used as a wake-up event for IDLE3 and IDLE2 modes.
- B. RTC interrupt (internal signal) can be used as wake-up event for IDLE3 and IDLE2 modes.
- C. Any unmasked interrupt can be used to exit the IDLE2 mode.
- D. CLKOUT reflects either the CPU clock, SAR, USB PHY, or PLL clock dependent on the setting of the CLOCKOUT Clock Source Register. For this diagram, CLKOUT refers to the CPU clock.

Figure 6-12. Wake-Up From IDLE Timings

6.8.3 XF Electrical Data/Timing

Table 6-10. Switching Characteristics Over Recommended Operating Conditions For XF(1) (2) (see [Figure](#page-71-1) 6-13)

(1) $P = 1/SYSCLK$ clock frequency in ns. For example, when running parts at 100 MHz, $P = 10$ ns.

(2) $C = 1/RTCCLK = 30.5 \mu s$. RTCCLK is the clock output of the 32.768-kHz RTC oscillator.

A. CLKOUT reflects either the CPU clock, SAR, USB PHY, or PLL clock dependent on the setting of the CLOCKOUT Clock Source Register. For this diagram, CLKOUT refers to the CPU clock.

Figure 6-13. XF Timings

6.9 External Memory Interface (EMIF)

VC5505 supports several memory and external device interfaces, including: NOR Flash, NAND Flash, and SRAM.

The EMIF provides an 8-bit or 16-bit data bus, an address bus width up to 21 bits, and 4 chip selects, along with memory control signals.

The EM_A[20:15] address signals are multiplexed with the GPIO peripheral and controlled by the External Bus Selection Register (EBSR). For more detail on the pin muxing, see the [Section](#page-43-0) 4.6.1, External Bus Selection Register (EBSR).

6.9.1 EMIF Asynchronous Memory Support

The EMIF supports asynchronous:

• SRAM memories

72 Peripheral Information and Electrical Specifications Copyright © 2009–2010, Texas Instruments Incorporated

- NAND Flash memories
- NOR Flash memories

The EMIF data bus can be configured for both 8- or 16-bit width. The device supports up to 21 address lines and four external wait/interrupt inputs. Up to four asynchronous chip selects are supported by EMIF (EM_CS[5:2]).

Each chip select has the following individually programmable attributes:

- Data bus width
- Read cycle timings: setup, hold, strobe
- Write cycle timings: setup, hold, strobe
- Bus turn around time
- Extended Wait Option With Programmable Timeout
- Select Strobe Option
- NAND flash controller supports 1-bit and 4-bit ECC calculation on blocks of 512 bytes

6.9.2 EMIF Peripheral Register Description(s)

[Table](#page-72-0) 6-11 shows the EMIF registers.

Table 6-11. External Memory Interface (EMIF) Peripheral Registers(1)

(1) Before reading or writing to the EMIF registers, be sure to set the BYTEMODE bits to 00b in the EMIF system control register to enable word accesses to the EMIF registers.

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Table 6-11. External Memory Interface (EMIF) Peripheral Registers (1) (continued)

6.9.3 EMIF Electrical Data/Timing CV_{DD} = 1.05 V, DV_{DDEMIF} = 3.3/2.8/2.5/1.8 V

Table 6-12. Timing Requirements for EMIF Asynchronous Memory(1) (see [Figure](#page-80-0) 6-14, [Figure](#page-81-0) 6-16, and [Figure](#page-81-1) 6-17)

(1) E = SYSCLK period in ns, if EMIF is set for "full rate" **or** E = SYSCLK/2 period in ns, if EMIF is set for "half rate" as defined by bit 14 of the EMIF Status register (0x1001h). For example, when EMIF is set to full rate and SYSCLK is selected and set to 100 MHz, E = 10 ns.

(2) Setup before end of STROBE phase (if no extended wait states are inserted) by which EM_WAITx must be asserted to add extended wait states. [Figure](#page-81-1) 6-16 and Figure 6-17 describe EMIF transactions that include extended wait states inserted during the STROBE phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.

Table 6-13. Switching Characteristics Over Recommended Operating Conditions for EMIF Asynchronous Memory^{(1) (2)} (see [Figure](#page-80-1) 6-15 and **[Figure](#page-81-2) 6-17) (3)**

(1) TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold, MEWC = Maximum external wait cycles. These parameters are programmed via the Asynchronous Configuration and Asynchronous Wait Cycle Configuration Registers.

(2) E = SYSCLK period in ns, if EMIF is set for "full rate" or E = SYSCLK/2 period in ns, if EMIF is set for "half rate" as defined by bit 14 of the EMIF Status register (0x1001h). For example, when EMIF is set to full rate and SYSCLK is selected and set to 100 MHz, $E = 10$ ns.

(3) EWC = external wait cycles determined by EM_WAITx input signal. EWC supports the following range of values EWC[256-1]. Note that the maximum wait time before timeout is specified by bit field MEWC in the Asynchronous Wait Cycle Configuration Register.

Table 6-13. Switching Characteristics Over Recommended Operating Conditions for EMIF Asynchronous Memory ^{(1) (2)} (see [Figure](#page-80-1) 6-15 and **[Figure](#page-81-2) 6-17) (3) (continued)**

6.9.4 EMIF Electrical Data/Timing CV_{DD} = 1.3 V, $DV_{DDEMIF} = 3.3/2.8/2.5/1.8$ V

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Table 6-14. Timing Requirements for EMIF Asynchronous Memory(1) (see [Figure](#page-80-0) 6-14, [Figure](#page-81-0) 6-16, and [Figure](#page-81-1) 6-17)

(1) E = SYSCLK period in ns, if EMIF is set for "full rate" **or** E = SYSCLK/2 period in ns, if EMIF is set for "half rate" as defined by bit 14 of the EMIF Status register (0x1001h). For example, when EMIF is set to full rate and SYSCLK is selected and set to 100 MHz, E = 10 ns.

(2) Setup before end of STROBE phase (if no extended wait states are inserted) by which EM_WAITx must be asserted to add extended wait states. [Figure](#page-81-0) 6-16 and [Figure](#page-81-1) 6-17 describe EMIF transactions that include extended wait states inserted during the STROBE phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.

Table 6-15. Switching Characteristics Over Recommended Operating Conditions for EMIF Asynchronous Memory^{(1) (2)} (3) (see [Figure](#page-80-2) 6-14, **[Figure](#page-81-3) 6-16, and [Figure](#page-81-2) 6-17)**

(1) TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold, MEWC = Maximum external wait cycles. These parameters are programmed via the Asynchronous Configuration and Asynchronous Wait Cycle Configuration Registers.

(2) E = SYSCLK period in ns, if EMIF is set for "full rate" or E = SYSCLK/2 period in ns, if EMIF is set for "half rate" as defined by bit 14 of the EMIF Status register (0x1001h). For example, when EMIF is set to full rate and SYSCLK is selected and set to 100 MHz, $E = 10$ ns.

(3) EWC = external wait cycles determined by EM_WAITx input signal. EWC supports the following range of values EWC[256-1]. Note that the maximum wait time before timeout is specified by bit field MEWC in the Asynchronous Wait Cycle Configuration Register.

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Table 6-15. Switching Characteristics Over Recommended Operating Conditions for EMIF Asynchronous Memory⁽¹⁾⁽²⁾⁽³⁾ (see [Figure](#page-80-2) 6-14, **[Figure](#page-81-3) 6-16 , and [Figure](#page-81-2) 6-17) (continued)**

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

EM_OE

EXAS NSTRUMENTS

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Figure 6-16. EM_WAITx Read Timing Requirements

Figure 6-17. EM_WAITx Write Timing Requirements

6.10 Multimedia Card/Secure Digital (MMC/SD)

The VC5505 includes two MMC/SD controllers which are compliant with MMC V3.31, Secure Digital Part 1 Physical Layer Specification V2.0, and Secure Digital Input Output (SDIO) V3.3 specifications. The MMC/SD card controller supports these industry standards and assumes the reader is familiar with these standards.

Each VC5505 MMC/SD Controller has the following features:

- Multimedia Card/Secure Digital (MMC/SD) protocol support
- Programmable clock frequency
- 512 bit Read/Write FIFO to lower system overhead
- Slave DMA transfer capability

The MMC/SD card controller transfers data between the CPU and DMA controller on one side and MMC/SD card on the other side. The CPU and DMA controller can read/write the data in the card by accessing the registers in the MMC/SD controller.

The MMC/SD controller on this device, does not support the SPI mode of operation.

6.10.1 MMC/SD Peripheral Register Description(s)

[Table](#page-83-0) 6-16 and [Table](#page-84-0) 6-17 shows the MMC/SD registers. The MMC/SD0 registers start at address 0x3A00 and the MMC/SD1 registers start at address 0x3B00.

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Table 6-16. MMC/SD0 Registers

Texas
Instruments

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Table 6-17. MMC/SD1 Registers

6.10.2 MMC/SD Electrical Data/Timing

Table 6-18. Timing Requirements for MMC/SD (see [Figure](#page-85-0) 6-18 and [Figure](#page-86-0) 6-21)

Table 6-19. Switching Characteristics Over Recommended Operating Conditions for MMC Output(1) (see [Figure](#page-85-0) 6-18 and [Figure](#page-86-0) 6-21)

(1) For MMC/SD, the parametric values are measured at DV_{DDIO} = 3.3 V or 2.75 V.
(2) Use this value or SYS_CLK/2 whichever is smaller.

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

EXAS **NSTRUMENTS**

6.11 Real-Time Clock (RTC)

The VC5505 includes a Real-Time Clock (RTC) with its own separated power supply and isolation circuits. The separate supply and isolation circuits allow the RTC to run while the rest of the VC5505 device (Core and I/O) is powered off. All RTC registers are preserved (except for RTC Control and RTC Update Registers) and the counter continues to operate when the device is powered off. The RTC also has the capability to wakeup the device from idle states via alarms, periodic interrupts, or an external WAKEUP input. Additionally, the RTC is able to output an alarm or periodic interrupt on the WAKEUP pin to cause external power management to re-enable power to the DSP Core and I/O.

The VC5505 RTC provides the following features:

- 100-year calendar up to year 2099.
- Counts seconds, minutes, hours, day of the week, date, month, and year with leap year compensation
- Millisecond time correction
- Binary-coded-decimal (BCD) representation of time, calendar, and alarm
- 24-hour clock mode
- Second, minute, hour, day, or week alarm interrupt
- Periodic interrupt: every millisecond, second, minute, hour, or day
- Alarm interrupt: precise time of day
- Single interrupt to the DSP CPU
- 32.768-kHz crystal oscillator with frequency calibration

Control of the RTC is maintained through a set of I/O memory mapped registers (see [Table](#page-88-0) 6-20). Note that any write to these registers will be synchronized to the RTC 32.768-KHz clock; thus, the CPU must run at least 3X faster than the RTC. Writes to these registers will not be evident until the next two 32.768-KHz clock cycles later. Furthermore, if the RTC Oscillator is disabled, no RTC register can be written to.

The RTC has its own power-on-reset (POR) circuit which resets the registers in the RTC core domain when power is first applied to the CV_{DD-RTC} power pin. The RTC flops are not reset by the device's RESET pin nor the digital core's POR (powergood signal) which monitors the DSP_LDOO voltage.

The scratch registers in the RTC can be used to take advantage of this unique reset domain to keep track of when the DSP boots and whether the RTC time registers have already been initialized to the current clock time or whether the software needs to go into a routine to prompt the user to set the time/date.

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.11.1 RTC Peripheral Register Description(s)

[Table](#page-88-0) 6-20 shows the RTC registers.

Table 6-20. Real-Time Clock (RTC) Registers

6.11.1.1 RTC Electrical Data/Timing

For more detailed information on RTC electrical timings, specifically WAKEUP, see the [Section](#page-68-0) 6.7.3, Reset Electrical Data/Timing.

6.12 Inter-Integrated Circuit (I2C)

The inter-integrated circuit (I2C) module provides an interface between VC5505 and other devices compliant with Philips Semiconductors Inter-IC bus (I2C-bus™) specification version 2.1. External components attached to this 2-wire serial bus can transmit/receive 2 to 8-bit data to/from the DSP through the I2C module. The I2C port does not support CBUS compatible devices.

The I2C port supports the following features:

- Compatible with Philips I2C Specification Revision 2.1 (January 2000)
- Data Transfer Rate from 10 kbps to 400 kbps (Philips Fast-Mode Rate)
- Noise Filter to Remove Noise 50 ns or Less
- Seven- and Ten-Bit Device Addressing Modes
- Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality
- One Read DMA Event and One Write DMA Event, which can be used by the DMA Controller
- One Interrupt that can be used by the CPU
- Slew-Rate Limited Open-Drain Output Buffers

The I2C module clock must be in the range from 6.7 MHz to 13.3 MHz. This is necessary for proper operation of the I2C module. With the I2C module clock in this range, the noise filters on the SDA and SCL pins suppress noise that has a duration of 50 ns or shorter. The I2C module clock is derived from the DSP clock divided by a programmable prescaler.

6.12.1 I2C Peripheral Register Description(s)

[Table](#page-90-0) 6-21 shows the Inter-Integrated Circuit (I2C) registers.

EXAS **NSTRUMENTS**

6.12.2 I2C Electrical Data/Timing

Table 6-22. Timing Requirements for I2C Timings(1) (see [Figure](#page-92-0) 6-22)

(1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down. Also these pins are not 3.6 V-tolerant (their V_{IH} cannot go above $DV_{DDIO} + 0.3 V$).

(2) A Fast-mode I²C-bus™ device can be used in a Standard-mode I²C-bus system, but the requirement t_{su(SDA-SCLH)}≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_r max + $t_{su(SDA-SCLH)}$ = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-Bus Specification) before the SCL line is released.

(3) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.

(4) The maximum $t_{h(SDA-SCLL)}$ has only to be met if the device does not stretch the low period $[t_{w(SCLL)}]$ of the SCL signal.

(5) The rise/fall times are measured at 30% and 70% of DV_{DDIO}. The fall time is only slightly influenced by the external bus load (C_b) and external pullup resistor. However, the rise time (t_r) is mainly determined by the bus load capacitance and the value of the pullup resistor. The pullup resistor must be selected to meet the I2C rise and fall time values specified.

(6) C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Figure 6-22. I2C Receive Timings

(1) C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

(2) The rise/fall times are measured at 30% and 70% of DV_{DDIO}. The fall time is only slightly influenced by the external bus load (C_b) and external pullup resistor. However, the rise time (t_r) is mainly determined by the bus load capacitance and the value of the pullup resistor. The pullup resistor must be selected to meet the I2C rise and fall time values specified.

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Figure 6-23. I2C Transmit Timings

Texas

INSTRUMENTS

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.13 Universal Asynchronous Receiver/Transmitter (UART)

The UART performs serial-to-parallel conversions on data received from an external peripheral device and parallel-to-serial conversions on data transmitted to an external peripheral device via a serial bus.

The VC5505 has one UART peripheral with the following features:

- Programmable baud rates (frequency pre-scale values from 1 to 65535)
- Fully programmable serial interface characteristics:
	- 5, 6, 7, or 8-bit characters
	- Even, odd, or no PARITY bit generation and detection
	- 1, 1.5, or 2 STOP bit generation
- 16-byte depth transmitter and receiver FIFOs:
	- The UART can be operated with or without the FIFOs
	- 1, 4, 8, or 14 byte selectable receiver FIFO trigger level for autoflow control and DMA
- DMA signaling capability for both received and transmitted data
- CPU interrupt capability for both received and transmitted data
- False START bit detection
- Line break generation and detection
- Internal diagnostic capabilities:
	- Loopback controls for communications link fault isolation
	- Break, parity, overrun, and framing error simulation
- Programmable autoflow control using CTS and RTS signals

6.13.1 UART Peripheral Register Description(s)

[Table](#page-94-0) 6-24 shows the UART registers.

Table 6-24. UART Registers

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

6.13.2 UART Electrical Data/Timing [Receive/Transmit]

(1) $U = UART$ baud time = 1/programmed baud rate.

Table 6-26. Switching Characteristics Over Recommended Operating Conditions for UART Transmit(1) (see [Figure](#page-95-0) 6-24)

(1) $U = UART$ baud time = 1/programmed baud rate.

Figure 6-24. UART Transmit/Receive Timing

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.14 Inter-IC Sound (I2S)

The VC5505 I2S peripherals allow serial transfer of full-duplex streaming data, usually audio data, between the device and an external I2S peripheral device such as an audio codec.

The VC5505 supports 4 independent dual-channel I2S peripherals, each with the following features:

- Full-duplex (transmit and receive) dual-channel communication
- Double buffered data registers that allow for continuous data streaming
- I2S/Left-justified and DSP data format with a data delay of 1 or 2 bits
- Data word-lengths of 8, 10, 12, 14, 16, 18, 20, 24, or 32 bits
- Ability to sign-extend received data samples for easy use in signal processing algorithms
- Programmable polarity for both frame synchronization and bit clocks
- Stereo (in I2S/Left-justified or DSP data formats) or mono (in DSP data format) mode
- Detection of over-run, under-run, and frame-sync error conditions

6.14.1 I2S Peripheral Register Description(s)

[Table](#page-96-0) 6-27 through [Table](#page-97-0) 6-30 show the I2S0 through I2S3 registers.

Table 6-27. I2S0 Registers

Table 6-28. I2S1 Registers

Copyright © 2009–2010, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 97

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Texas
Instruments

Table 6-29. I2S2 Registers

Table 6-30. I2S3 Registers

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.14.2 I2S Electrical Data/Timing

Table 6-31. Timing Requirements for I2S $[1/O = 3.3 V, 2.8 V,$ and 2.5 V]⁽¹⁾ (see [Figure](#page-102-0) 6-25)

(1) $P = \text{SYSCLK period in ns. For example, when running parts at 100 MHz, use $P = 10 \text{ ns.}$$

(2) Use whichever value is greater.

(3) In Slave Mode, I2S_FS is required to be latched on both edges of I2S input clock (I2S_CLK).

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Table 6-32. Timing Requirements for I2S [I/O = 1.8 V](1) (see [Figure](#page-102-0) 6-25)

(1) $P = SYSCLK$ period in ns. For example, when running parts at 100 MHz, use $P = 10$ ns.

(2) Use whichever value is greater.

(3) In Slave Mode, I2S_FS is required to be latched on both edges of I2S input clock (I2S_CLK).

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Table 6-33. Switching Characteristics Over Recommended Operating Conditions for I2S Output [I/O = 3.3 V, 2.8 V, or 2.5 V] (see [Figure](#page-102-0) 6-25)

(1) $P = SYSCLK$ period in ns. For example, when running parts at 100 MHz, use $P = 10$ ns.

(2) Use whichever value is greater.

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Table 6-34. Switching Characteristics Over Recommended Operating Conditions for I2S Output [I/O = 1.8 V] (see [Figure](#page-102-0) 6-25)

(1) $P = SYSCLK$ period in ns. For example, when running parts at 100 MHz, use $P = 10$ ns.

(2) Use whichever value is greater.

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Figure 6-25. I2S Input and Output Timings

Product Folder Link(s): [TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

6.15 Liquid Crystal Display Controller (LCDC)

The VC5505 includes a LCD Interface Display Driver (LIDD) controller.

- The LIDD Controller supports the asynchronous LCD interface and has the following features:
- Provides full-timing programmability of control signals and output data

Note: Raster mode is **not** supported on this device.

The LCD controller is responsible for generating the correct external timing. The DMA engine provides a constant flow of data from the frame buffer(s) to the external LCD panel via the LIDD controller. In addition, CPU access is provided to read and write registers.

6.15.1 LCDC Peripheral Register Description(s)

[Table](#page-103-0) 6-35 shows the LCDC peripheral registers.

Table 6-35. LCD Controller Registers

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.15.2 LCDC Electrical Data/Timing

Table 6-36. Timing Requirements for LCD LIDD Mode(1) (see [Figure](#page-105-0) 6-26 through [Figure](#page-111-0) 6-33)

(1) Over operating free-air temperature range (unless otherwise noted)

Table 6-37. Switching Characteristics Over Recommended Operating Conditions for LCD LIDD Mode (see [Figure](#page-105-0) 6-26 through [Figure](#page-111-0) 6-33)

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Figure 6-28. Micro-Interface Graphic Display 6800 Write

TEXAS

Instruments

Texas Instruments

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Figure 6-29. Micro-Interface Graphic Display 6800 Read

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Figure 6-30. Micro-Interface Graphic Display 6800 Status

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Texas Instruments

R_SU www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Figure 6-32. Micro-Interface Graphic Display 8080 Read

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Figure 6-33. Micro-Interface Graphic Display 8080 Status

6.15.2.1 10-Bit SAR ADC

The VC5505 includes a 10-bit SAR ADC using a switched capacitor architecture which converts an analog input signal to a digital value at a maximum rate of 62.5-k samples per second (ksps) for use by the DSP. This SAR module supports six channels that are connected to four general purpose analog pins (GPAIN [3:0]) which can be used as general purpose outputs.

The VC5505 SAR supports the following features:

- Up to 62.5 ksps (2-MHz clock with 32 cycles per conversion)
- Single conversion and continuous back-to-back conversion modes
- Interrupt driven or polling conversion or DMA event generation
- Internal configurable bandgap reference voltages of 1 V or 0.8 V; or external V_{ref} of V_{DDA} ANA
- One 3.6-V Tolerant analog input (GPAIN0) with internal voltage division for conversion of battery voltage
- Software controlled power down
- Individually configurable general-purpose digital outputs

6.15.2.1.1 SAR ADC Peripheral Register Description(s)

[Table](#page-112-0) 6-38 shows the SAR ADC peripheral registers.

Table 6-38. SAR Analog Control Registers

6.15.2.1.2 SAR ADC Electrical Data/Timing

Table 6-39. Switching Characteristics Over Recommended Operating Conditions for ADC Characteristics

ÈXAS **NSTRUMENTS**

6.16 Serial Port Interface (SPI)

The VC5505 serial port interface (SPI) is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (1 to 32 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI supports multi-chip operation of up to four SPI slave devices. The SPI can operate as a master device only, slave mode is not supported.

The SPI is normally used for communication between the DSP and external peripherals. Typical applications include an interface to external I/O or peripheral expansion via devices such as shift registers, display drivers, SPI EEPROMs, and analog-to-digital converters.

The SPI has the following features:

- Programmable divider for serial data clock generation
- Four pin interface (SPI_CLK, SPI_CSn, SPI_RX, and SPI_TX)
- Programmable data length (1 to 32 bits)
- 4 external chip select signals
- Programmable transfer or frame size (1 to 4096 characters)
- Optional interrupt generation on character completion
- Programmable SPI_CSn to SPI_TX delay from 0 to 3 SPI_CLK cycles
- Programmable signal polarities
- Programmable active clock edge
- Internal loopback mode for testing

6.16.1 SPI Peripheral Register Description(s)

[Table](#page-113-0) 6-40 shows the SPI registers.

Table 6-40. SPI Module Registers

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.16.2 SPI Electrical Data/Timing

Table 6-41. Timing Requirements for SPI input (see [Figure](#page-115-0) 6-34 through [Figure](#page-115-1) 6-37)

(1) $P = SYSCLK$ period in ns. For example, when running parts at 100 MHz, use $P = 10$ ns.

(2) Use whichever value is greater.

Table 6-42. Switching Characteristics Over Recommended Operating Conditions for SPI Outputs (see [Figure](#page-115-0) 6-34 through [Figure](#page-115-1) 6-37)

(1) D is the programable data delay in ns. Data delay can be programmed to 0, 1, 2, or 3 SPICLK clock cycles.

EXAS NSTRUMENTS

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

- A. Character length is programmable between 1 and 32 bits; 8-bit character length shown.
- B. Polarity of SPI_CSn is configurable, active-low polarity is shown.

Figure 6-34. SPI Mode 0 Transfer (CKPn = 0, CKPHn = 0)

- A. Character length is programmable between 1 and 32 bits; 8-bit character length shown.
- B. Polarity of SPI CSn is configurable, active-low polarity is shown.

- A. Character length is programmable between 1 and 32 bits; 8-bit character length shown.
- B. Polarity of SPI_CSn is configurable, active-low polarity is shown.

- A. Character length is programmable between 1 and 32 bits; 8-bit character length shown.
- B. Polarity of SPI_CSn is configurable, active-low polarity is shown.

Figure 6-37. SPI Mode 3 Transfer (CKPn = 1, CKPHn = 1)

Texas **INSTRUMENTS**

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.17 Universal Serial Bus (USB) 2.0 Controller

The VC5505 USB2.0 peripheral supports the following features:

- USB 2.0 peripheral at speeds high-speed (480 Mb/s) and full-speed (12 Mb/s)
- All transfer modes (control, bulk, interrupt, and isochronous asynchronous mode)
- 4 Transmit (TX) and 4 Receive (RX) Endpoints in addition to Control Endpoint 0
- FIFO RAM
	- 4K endpoint
	- Programmable size
- Integrated USB 2.0 High Speed PHY
- RNDIS mode for accelerating RNDIS type protocols using short packet termination over USB

The USB2.0 peripheral on this device, does not support:

- Host Mode (Peripheral/Device Modes supported only)
- On-Chip Charge Pump
- On-the-Go (OTG) Mode

6.17.1 USB2.0 Peripheral Register Description(s)

[Table](#page-116-0) 6-43 lists of the USB2.0 peripheral registers.

Table 6-43. Universal Serial Bus (USB) Registers(1)

(1) Before reading or writing to the USB registers, be sure to set the BYTEMODE bits to "00b" in the USB system control register to enable word accesses to the USB registers .

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Table 6-43. Universal Serial Bus (USB) Registers (1) (continued)

118 Peripheral Information and Electrical Specifications Copyright © 2009–2010, Texas Instruments Incorporated

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SPRS503BB&partnum=TMS320VC5505) Feedback Product Folder Link(s): [TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

TEXAS

INSTRUMENTS

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Copyright © 2009-2010, Texas Instruments Incorporated **Peripheral Information and Electrical Specifications** 119

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SPRS503BB&partnum=TMS320VC5505) Feedback Product Folder Link(s): [TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html) SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Texas
Instruments

120 Peripheral Information and Electrical Specifications Copyright © 2009–2010, Texas Instruments Incorporated

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Copyright © 2009–2010, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 121

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SPRS503BB&partnum=TMS320VC5505) Feedback Product Folder Link(s): [TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html) SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

Texas
Instruments

122 Peripheral Information and Electrical Specifications Copyright © 2009–2010, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SPRS503BB&partnum=TMS320VC5505) Feedback Product Folder Link(s): [TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

6.17.2 USB2.0 Electrical Data/Timing

Table 6-44. Switching Characteristics Over Recommended Operating Conditions for USB2.0 (see [Figure](#page-122-0) 6-38)

(1) For more detailed informaton, see the Universal Serial Bus Specification, Revision 2.0, Chapter 7.

(2) Full Speed and High Speed C_L = 50 pF
(3) $t_{RFM} = (t_r/t_f) \times 100$. [Excluding the first tra

(3) $t_{RFM} = (t_r/t_f) \times 100$. [Excluding the first transaction from the Idle state.]

(4) Must accept as valid EOP

Figure 6-38. USB2.0 Integrated Transceiver Interface Timing

EXAS **NSTRUMENTS**

6.18 General-Purpose Timers

The VC5505 has three 32-bit software programmable Timers. Each timer can be used as a general- purpose (GP) timer. Timer2 can be configured as either a GP or a Watchdog (WD) or both. General-purpose timers are typically used to provide interrupts to the CPU to schedule periodic tasks or a delayed task. A watchdog timer is used to reset the CPU in case it gets into an infinite loop. The GP timers are 32-bit timers with a 13-bit prescaler that can divide the CPU clock and uses this scaled value as a reference clock. These timers can be used to generate periodic interrupts. The Watchdog Timer is a 16-bit counter with a 16-bit prescaler used to provide a recovery mechanism for the device in the event of a fault condition, such as a non-exiting code loop.

The VC5505 Timers support the following:

- 32-bit Programmable Countdown Timer
- 13-bit Prescaler Divider
- Timer Modes:
	- 32-bit General-Purpose Timer
	- 32-bit Watchdog Timer (Timer2 only)
- Auto Reload Option
- Generates Single Interrupt to CPU (The interrupt is individually latched to determine which timer triggered the interrupt.)
- Generates Active Low Pulse to the Hardware Reset (Watchdog only)
- Interrupt can be Used for DMA Event

6.18.1 Timers Peripheral Register Description(s)

[Table](#page-123-0) 6-45 through [Table](#page-124-0) 6-48 show the Timer and Watchdog registers.

Table 6-45. Watchdog Timer Registers (Timer2 only)

Table 6-46. General-Purpose Timer 0 Registers

Table 6-47. General-Purpose Timer 1 Registers

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SPRS503BB&partnum=TMS320VC5505) Feedback Product Folder Link(s): [TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

TEXAS

INSTRUMENTS

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Table 6-47. General-Purpose Timer 1 Registers (continued)

Table 6-48. General-Purpose Timer 2 Registers

6.19 General-Purpose Input/Output

The GPIO peripheral provides general-purpose pins that can be configured as either inputs or outputs. When configured as an output, you can write to an internal register to control the state driven on the output pin. When configured as an input, you can detect the state of the input by reading the state of the internal register. The GPIO can also be used to send interrupts to the CPU.

The VC5505 GPIO peripheral supports the following:

- Up to 26 GPIOs plus 1 general-purpose output (XF) and 4 Special-Purpose Outputs for Use With SAR
- All GPIO pins have internal pulldowns (IPDs) which can be individually disabled
- Output Set/Clear functionality through writing a single output data register
- All GPIOs can be configured to generate edge detected interrupts to the CPU on either the rising or falling edge

VC5505 GPIO pin functions are multiplexed with various other signals. For more detailed information on what signals are multiplexed with the GPIO and how to configure them, see [Section](#page-13-0) 3.5, Terminal Functions and [Section](#page-37-0) 4, Device Configuration of this document.

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.19.1 General-Purpose Input/Output Peripheral Register Description(s)

The external parallel port interface includes a 16-bit general purpose I/O that can be individually programmed as input or output with interrupt capability. Control of the general purpose I/O is maintained through a set of I/O memory-mapped registers shown in [Table](#page-126-0) 6-49.

Table 6-49. GPIO Registers

6.19.2 GPIO Peripheral Input/Output Electrical Data/Timing

Table 6-50. Timing Requirements for GPIO Inputs(1) (see [Figure](#page-127-0) 6-39)

(1) The pulse width given is sufficient to get latched into the GPIO_IFR register and to generate an interrupt. However, if a user wants to have the device recognize the GPIO changes through software polling of the GPIO Data In (GPIO_DIN) register, the GPIO duration must be extended to allow the device enough time to access the GPIO register through the internal bus.

(2) $C = \text{SYSCLK period in ns. For example, when running parts at 100 MHz, use $C = 10 \text{ ns}$.$

Table 6-51. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs (see [Figure](#page-127-0) 6-39)

(1) This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the GPIO is dependent upon internal bus activity.

(2) $C = SYSCLK$ period in ns. For example, when running parts at 100 MHz, use $C = 10$ ns.

Figure 6-39. GPIO Port Timing

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

6.19.3 GPIO Peripheral Input Latency Electrical Data/Timing

Table 6-52. Timing Requirements for GPIO Input Latency(1)

(1) The pulse width given is sufficient to generate a CPU interrupt. However, if a user wants to have VC5505 recognize the GP[x] input changes through software polling of the GPIO register, the GP[x] input duration must be extended to allow device enough time to access the GPIO register through the internal bus.

SPRS503B–JUNE 2009–REVISED JANUARY 2010 **www.ti.com**

6.20 IEEE 1149.1 JTAG

The JTAG interface is used for Boundary-Scan testing and emulation of the VC5505 device.

TRST should only to be deasserted when it is necessary to use a JTAG controller to debug the device or exercise the device's boundary scan functionality.

The VC5505 includes an internal pulldown (IPD) on the TRST pin to ensure that TRST will always be asserted upon power up and the device's internal emulation logic will always be properly initialized. It is also recommended that an external pulldown be added to ensure proper device operation when an emulation or boundary scan JTAG controller is not connected to the JTAG pins. JTAG controllers from Texas Instruments actively drive TRST high. However, some third-party JTAG controllers may not drive TRST high but expect the use of a pullup resistor on TRST. When using this type of JTAG controller, assert TRST to initialize the device after powerup and externally drive TRST high before attempting any emulation or boundary scan operations. The VC5505 device will not operate properly if TRST is not asserted low during powerup.

6.20.1 JTAG ID (JTAGID) Register Description(s)

Table 6-53. JTAG ID Register

The JTAG ID register is a read-only register that identifies to the customer the JTAG/Device ID. The register hex value for VC5505 is: 0x0009 702F. For the actual register bit names and their associated bit field descriptions, see [Figure](#page-129-0) 6-40 and [Table](#page-130-0) 6-54.

LEGEND: $R = Read$, $W = Write$, $n = value$ at reset

Figure 6-40. JTAG ID Register Description - VC5505 Register Value - 0x0009 702F

www.ti.com SPRS503B–JUNE 2009–REVISED JANUARY 2010

Table 6-54. JTAG ID Register Selection Bit Descriptions

6.20.2 JTAG Test_port Electrical Data/Timing

Table 6-55. Timing Requirements for JTAG Test Port (see [Figure](#page-130-1) 6-41)

Table 6-56. Switching Characteristics Over Recommended Operating Conditions for JTAG Test Port (see [Figure](#page-130-1) 6-41)

7 Mechanical Packaging and Orderable Information

The following table(s) show the thermal resistance characteristics for the PBGA–ZCH mechanical package.

7.1 Thermal Data for ZCH

Table 7-1. Thermal Resistance Characteristics (PBGA Package) [ZCH]

(1) These measurements were conducted in a JEDEC defined 2S2P system and will change based on environment as well as application. For more information, see these EIA/JEDEC standards – EIA/JESD51-2, Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air) and JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

Product Folder Link(s): [TMS320VC5505](http://focus.ti.com/docs/prod/folders/print/tms320vc5505.html)

(2) $m/s =$ meters per second

7.2 Packaging Information

The following packaging information and addendum reflect the most current data available for the designated device(s). This data is subject to change without notice and without revision of this document.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZCH (S-PBGA-N196)

PLASTIC BALL GRID ARRAY

- This drawing is subject to change without notice. **B.**
	- nFBGA configuration C.
	- D. This is a Pb-free solder ball design.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated