



# BT137B-800F

## 1. General description

Planar passivated four quadrant triac in a SOT404 (D2PAK) surface-mountable plastic package intended for use in general purpose bidirectional switching and phase control applications.

## 2. Features and benefits

- High blocking voltage capability
- Less sensitive gate for improved noise immunity
- Planar passivated for voltage ruggedness and reliability
- Surface-mountable package
- Triggering in all four quadrants

## 3. Applications

- General purpose motor control
- General purpose switching

## 4. Quick reference data



Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage			-	-	800	V
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 20 \text{ ms}$ ; <a href="#">Fig. 4</a> ; <a href="#">Fig. 5</a>		-	-	65	A
$I_{T(\text{RMS})}$	RMS on-state current	full sine wave; $T_{mb} \leq 102^\circ\text{C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a> ; <a href="#">Fig. 3</a>		-	-	8	A
Static characteristics							
$I_{GT}$	gate trigger current	$V_D = 12 \text{ V}$ ; $I_T = 0.1 \text{ A}$ ; T2+ G+; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 7</a>		-	5	25	mA
		$V_D = 12 \text{ V}$ ; $I_T = 0.1 \text{ A}$ ; T2+ G-; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 7</a>		-	8	25	mA
		$V_D = 12 \text{ V}$ ; $I_T = 0.1 \text{ A}$ ; T2- G-; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 7</a>		-	11	25	mA

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
		$V_D = 12 \text{ V}$ ; $I_T = 0.1 \text{ A}$ ; $T_2 - G+$ ; $T_j = 25 \text{ }^\circ\text{C}$ ; <a href="#">Fig. 7</a>		-	30	70	mA

## 5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	T1	main terminal 1		
2	T2	main terminal 2		
3	G	gate		
mb	T2	mounting base; main terminal 2	 <b>D2PAK (SOT404)</b>	 <i>sym051</i>

## 6. Ordering information

Table 3. Ordering information


Type number	Package		
	Name	Description	Version
BT137B-800F	D2PAK	plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)	SOT404

## 7. Limiting values


**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage			-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{mb} \leq 102^\circ\text{C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a> ; <a href="#">Fig. 3</a>		-	8	A
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 20\text{ ms}$ ; <a href="#">Fig. 4</a> ; <a href="#">Fig. 5</a>		-	65	A
		full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 16.7\text{ ms}$		-	71	A
$I^2t$	$I^2t$ for fusing	$t_p = 10\text{ ms}$ ; SIN		-	21	$\text{A}^2\text{s}$
$dI_T/dt$	rate of rise of on-state current	$I_T = 12\text{ A}$ ; $I_G = 0.2\text{ A}$ ; $dI_G/dt = 0.2\text{ A}/\mu\text{s}$ ; T2+ G+		-	50	$\text{A}/\mu\text{s}$
		$I_T = 12\text{ A}$ ; $I_G = 0.2\text{ A}$ ; $dI_G/dt = 0.2\text{ A}/\mu\text{s}$ ; T2+ G-		-	50	$\text{A}/\mu\text{s}$
		$I_T = 12\text{ A}$ ; $I_G = 0.2\text{ A}$ ; $dI_G/dt = 0.2\text{ A}/\mu\text{s}$ ; T2- G-		-	50	$\text{A}/\mu\text{s}$
		$I_T = 12\text{ A}$ ; $I_G = 0.2\text{ A}$ ; $dI_G/dt = 0.2\text{ A}/\mu\text{s}$ ; T2- G+		-	10	$\text{A}/\mu\text{s}$
$I_{GM}$	peak gate current			-	2	A
$P_{GM}$	peak gate power			-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period		-	0.5	W
$T_{stg}$	storage temperature			-40	150	$^\circ\text{C}$
$T_j$	junction temperature			-	125	$^\circ\text{C}$




**Fig. 1.** RMS on-state current as a function of mounting base temperature; maximum values




f = 50 Hz  
T<sub>mb</sub> ≤ 102 °C

**Fig. 2.** RMS on-state current as a function of surge duration; maximum values



**Fig. 3.** Total power dissipation as a function of RMS on-state current; maximum values




$t_p \leq 20 \text{ ms}$

(1)  $dl_T/dt$  limit

(2) T2- G+ quadrant limit

**Fig. 4. Non-repetitive peak on-state current as a function of pulse width; maximum values**




$f = 50 \text{ Hz}$

**Fig. 5. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values**

## 8. Thermal characteristics

**Table 5. Thermal characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j\text{-}mb)}$	thermal resistance from junction to mounting base	half cycle; <a href="#">Fig. 6</a>	-	-	2.4	K/W
		full cycle; <a href="#">Fig. 6</a>	-	-	2	K/W
$R_{th(j\text{-}a)}$	thermal resistance from junction to ambient	PCB (FR4) mounted; minimum pad sizes	-	55	-	K/W




**Fig. 6. Transient thermal impedance from junction to mounting base as a function of pulse width**


## 9. Characteristics

**Table 6. Characteristics**


Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Static characteristics</b>							
I <sub>GT</sub>	gate trigger current	V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2+ G+; T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>		-	5	25	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2+ G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>		-	8	25	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2- G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>		-	11	25	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2- G+; T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>		-	30	70	mA
I <sub>L</sub>	latching current	V <sub>D</sub> = 12 V; I <sub>G</sub> = 0.1 A; T2+ G+; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	7	30	mA
		V <sub>D</sub> = 12 V; I <sub>G</sub> = 0.1 A; T2+ G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	16	45	mA
		V <sub>D</sub> = 12 V; I <sub>G</sub> = 0.1 A; T2- G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	5	30	mA
		V <sub>D</sub> = 12 V; I <sub>G</sub> = 0.1 A; T2- G+; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	7	45	mA
I <sub>H</sub>	holding current	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; <a href="#">Fig. 9</a>		-	5	20	mA
V <sub>T</sub>	on-state voltage	I <sub>T</sub> = 10 A; T <sub>j</sub> = 25 °C; <a href="#">Fig. 10</a>		-	1.3	1.65	V
V <sub>GT</sub>	gate trigger voltage	V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T <sub>j</sub> = 25 °C; <a href="#">Fig. 11</a>		-	0.7	1	V
		V <sub>D</sub> = 400 V; I <sub>T</sub> = 0.1 A; T <sub>j</sub> = 125 °C; <a href="#">Fig. 11</a>		0.25	0.4	-	V
I <sub>D</sub>	off-state current	V <sub>D</sub> = 600 V; T <sub>j</sub> = 125 °C		-	0.1	0.5	mA
<b>Dynamic characteristics</b>							
dV <sub>D</sub> /dt	rate of rise of off-state voltage	V <sub>DM</sub> = 402 V; T <sub>j</sub> = 125 °C; (V <sub>DM</sub> = 67% of V <sub>DRM</sub> ); exponential waveform; gate open circuit		50	250	-	V/μs
dV <sub>com</sub> /dt	rate of change of commutating voltage	V <sub>D</sub> = 400 V; T <sub>j</sub> = 95 °C; dI <sub>com</sub> /dt = 3.6 A/ms; I <sub>T</sub> = 8 A; gate open circuit		-	20	-	V/μs
t <sub>gt</sub>	gate-controlled turn-on time	I <sub>TM</sub> = 12 A; V <sub>D</sub> = 600 V; I <sub>G</sub> = 0.1 A; dI <sub>G</sub> /dt = 5 A/μs		-	2	-	μs




**Fig. 7.** Normalized gate trigger current as a function of junction temperature




**Fig. 9.** Normalized holding current as a function of junction temperature



**Fig. 8.** Normalized latching current as a function of junction temperature



**Fig. 10.** On-state current as a function of on-state voltage




**Fig. 11.** Normalized gate trigger voltage as a function of junction temperature

## 10. Package outline

Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)

SOT404



0 5 mm  
scale

Dimensions (mm are the original dimensions)

Unit	A	A <sub>1</sub>	b	b <sub>2</sub>	c	D	D <sub>1</sub>	E	e	H <sub>D</sub>	L <sub>p</sub>	Q
mm	max	4.5	1.40	0.85	1.45	0.64	11	1.6	10.3	15.8	2.9	2.6
	nom								2.54			
	min	4.1	1.27	0.60	1.05	0.46		1.2	9.7	14.8	2.1	2.2

sot404\_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT404						-06-03-16- 13-02-25

Fig. 12. Package outline D2PAK (SOT404)