

## N-Channel Enhancement Mode Power MOSFET


### Features

- $V_{DS} = 20V$ ,  $I_D = 12 A$
- $R_{DS(ON)} < 6 m\Omega$  @  $V_{GS} = 4.5V$
- $R_{DS(ON)} < 8 m\Omega$  @  $V_{GS} = 2.5V$


### General Features

- Advanced Trench Technology
- Provide Excellent RDS(ON) and Low Gate Charge
- Lead Free and Green Available


100% UIS TESTED!  
100%  $\Delta V_{ds}$  TESTED!



SOP-8



pin assignment



Schematic diagram

### Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Drain Current-Continuous	$I_D$	12	A
Drain Current-Continuous( $T_A=100^\circ C$ )	$I_D(100^\circ C)$	8	A
Pulsed Drain Current	$I_{DM}$	40	A
Maximum Power Dissipation	$P_D$	2.5	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	°C

### Thermal Characteristic

Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	50	°C/W
---	-----------------	----	------

**Electrical Characteristics ( $T_A=25^\circ\text{C}$  unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	20	-	-	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 12\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	0.5		2.0	V
Drain-Source On-State Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=6\text{A}$	-		6	$\text{m}\Omega$
		$V_{\text{GS}}=2.5\text{V}, I_{\text{D}}=5\text{A}$			8	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=6\text{A}$	20	-	-	S
<b>Dynamic Characteristics (Note 4)</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=10\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	2000	-	PF
Output Capacitance	$C_{\text{oss}}$		-	402	-	PF
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	170	-	PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}}=10\text{V}, I_{\text{D}}=6\text{A}, V_{\text{GS}}=4.5\text{V}, R_{\text{GEN}}=1\Omega$	-	25	-	nS
Turn-on Rise Time	$t_r$		-	15	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	25	-	nS
Turn-Off Fall Time	$t_f$		-	15	-	nS
Total Gate Charge	$Q_g$	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=6\text{A}, V_{\text{GS}}=10\text{V}$	-	42	-	nC
Gate-Source Charge	$Q_{\text{gs}}$		-	10.8	-	nC
Gate-Drain Charge	$Q_{\text{gd}}$		-	9.2	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=6\text{A}$	-	-	1.2	V
Diode Forward Current (Note 2)	$I_{\text{S}}$		-	-	12	A

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

## Test Circuit


### 1) E<sub>AS</sub> Test Circuits




### 2) Gate Charge Test Circuit




### 3) Switch Time Test Circuit




## Typical Electrical and Thermal Characteristics (Curves)




**Figure 1 Output Characteristics**




**Figure 4 Rdson-Junction Temperature**




**Figure 2 Transfer Characteristics**




**Figure 5 Gate Charge**




**Figure 3 Rdson- Drain Current**




**Figure 6 Source- Drain Diode Forward**




**Figure 7 Capacitance vs Vds**




**Figure 9  $BV_{DSS}$  vs Junction Temperature**



**Figure 8 Safe Operation Area**



**Figure 10 Current vs Junction Temperature**



**Figure 11 Normalized Maximum Transient Thermal Impedance**